DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CA3304(1999) 데이터 시트보기 (PDF) - Intersil

부품명
상세내역
제조사
CA3304
(Rev.:1999)
Intersil
Intersil Intersil
CA3304 Datasheet PDF : 11 Pages
1 2 3 4 5 6 7 8 9 10
CA3304, CA3304A
Electrical Specifications TA = 25oC, VREF+ = 2V, VDD = VAA+ = 5V, VAA- = VREF- = VSS = GND, fCLK = 25MHz
Unless Otherwise Specified (Continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNITS
Allowable Input Bandwidth
-3dB Input Bandwidth
(Note 4)
-
25
fCLK/2
MHz
-
40
-
MHz
REFERENCE INPUTS
Input Range
Input Loading
DIGITAL INPUTS
VREF+ Range
VREF- Range
Resistor Ladder Impedance
(Note 4)
VAA- +0.5
-
VAA+
V
(Note 4)
VAA-
-
VAA+ -0.5 V
VIN = 5V, CLK = Low
640
-
960
Digital Input
Maximum VIN, Low
CLOCK
CE1, CE2
Minimum VIN, High
CLOCK
CE1, CE2
Input Leakage, Except CLK
(Notes 3, 4)
(Note 4)
(Notes 3, 4)
(Note 4)
V = 0V, 5V
-
-
0.3 x VAA V
-
-
0.3 x VDD V
0.7 x VAA
-
-
V
0.7 x VDD
-
-
V
-
-
±1
µA
Input Leakage, CLK
(Note 3)
-
±100
±150
µA
DIGITAL OUTPUTS
Digital Outputs
Output Low (Sink) Current
Output High (Source) Current
Three-State Leakage Current
TIMING CHARACTERISTICS
VO = 0.4V
VO = 4.6V
VO = 0V, 5V
6
-
-
mA
-3
-
-
mA
-
±0.2
±5
µA
Conversion Timing
Maximum Conversion Speed
Auto-Balance Time (φ1)
CLK = Square Wave
25
35
20
-
-
MSPS
-
ns
Sample Time (φ2)
20
-
5000
ns
Output Timing
Data Valid Delay
(Note 4)
-
30
40
ns
Data Hold Time
(Note 4)
15
25
-
ns
Output Enable Time
-
15
-
ns
Output Disable Time
-
10
-
ns
POWER SUPPLY CHARACTERISTICS
Device Current, IAA
Continuous Clock
Continuous φ2
Continuous φ1
-
5.5
-
mA
-
0.4
-
mA
-
2
-
mA
Device Current, IDD
VAA+ = 5V,
VSS = CE1 = VAA- = CLK = GND
VAA+ = 7V
Continuous Clock
Continuous φ2
Continuous φ1
-
1.5
-
mA
-
5
10
mA
-
5
20
mA
NOTES:
1. Full scale input range, VREF+ - VREF-, may be in the range of 0.5V to VAA+ -VAA- volts. Linearity errors increase at lower full scale ranges,
however.
2. Input current is due to energy transferred to the input at the start of the sample period. The average value is dependent on input and VDD
voltage.
3. The CLK input is a CMOS inverter with a 50kfeedback resistor. It operates from the VAA+ and VAA- supplies. It may be AC-coupled
with a 1VP-P minimum source.
4. Parameter not tested, but guaranteed by design or characterization.
4-9

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]