HI7190EVAL_ 데이터 시트보기 (PDF) - Intersil
부품명
상세내역
제조사
HI7190EVAL_ Datasheet PDF : 25 Pages
| |||
HI7191
Absolute Maximum Ratings
Supply Voltage
AVDD to AGND. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +5.5V
AVSS to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -5.5V
DVDD to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +5.5V
DGND to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±0.3V
Analog Input Pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . AVSS to AVDD
Digital Input, Output and I/O Pins . . . . . . . . . . . . . . DGND to DVDD
ESD Tolerance (No Damage)
Human Body Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .500V
Machine Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .+100V
Charged Device Model. . . . . . . . . . . . . . . . . . . . . . . . . . . . .1000V
Thermal Information
Thermal Resistance (Typical, Note 1)
θJA (°C/W)
PDIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
125
SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
75
Maximum Junction Temperature
Plastic Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150°C
Maximum Storage Temperature Range . . . . . . . . . . . -65°C to 150°C
Maximum Lead Temperature (Soldering, 10s). . . . . . . . . . . . . 300°C
(SOIC - Lead Tips Only)
Operating Conditions
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to 85°C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. θJA is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
Electrical Specifications AVDD = +5V, AVSS = -5V, DVDD = +5V, VRHI = +2.5V, VRLO = AGND = 0V, VCM = AGND,
PGIA Gain = 1, OSCIN = 10MHz, Bipolar Input Range Selected, fN = 10Hz
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
SYSTEM PERFORMANCE
Integral Non-Linearity, INL
End Point Line Method (Notes 3, 5, 6)
-
±0.0015
±0.003
%FS
Differential Non-Linearity
(Note 2)
No Missing codes to 20-Bits
LSB
Offset Error, VOS
(See Table 1)
-
-
-
-
Offset Error Drift
VINHI = VINLO (Notes 3, 8)
-
1
-
μV/ °C
Full Scale Error, FSE
VINHI - VINLO = +2.5V (Notes 3, 5, 8, 10)
-
-
-
-
Noise, eN
(See Table 1)
-
-
-
-
Common Mode Rejection Ratio, CMRR VCM = 0V, VINHI = VINLO from -2V to +2V
-
70
-
dB
Normal Mode 50Hz Rejection
Filter Notch = 10Hz, 25Hz, 50Hz (Note 2)
120
-
-
dB
Normal Mode 60Hz Rejection
Filter Notch = 10Hz, 30Hz, 60Hz (Note 2)
120
-
-
dB
Step Response Settling Time
-
2
4
Conversions
ANALOG INPUTS
Input Voltage Range
Input Voltage Range
Common Mode Input Range
Input Leakage Current, IIN
Input Capacitance, CIN
Reference Voltage Range, VREF
(VREF = VRHI - VRLO)
Transducer Burn-Out Current, IBO
CALIBRATION LIMITS
Unipolar Mode (Note 9)
Bipolar Mode (Note 9)
(Note 2)
VIN = AVDD (Note 2)
0
-
VREF
V
- VREF
-
VREF
V
AVSS
-
AVDD
V
-
-
1.0
nA
-
5.0
-
pF
2.5
-
5
V
-
200
-
nA
Positive Full Scale Calibration Limit
Negative Full Scale Calibration Limit
Offset Calibration Limit
Input Span
DIGITAL INPUTS
-
-
1.2(VREF/Gain)
-
-
-
1.2(VREF/Gain)
-
-
-
1.2(VREF/Gain)
-
0.2(VREF/Gain)
-
2.4(VREF/Gain)
-
Input Logic High Voltage, VIH
Input Logic Low Voltage, VIL
(Note 11)
2.0
-
-
V
-
-
0.8
V
4
FN4138.8
June 1, 2006
Share Link: 