HT46R14-28 데이터 시트보기 (PDF) - Holtek Semiconductor

부품명

상세내역

제조사

HT46R14-28

A/D Type 8-Bit OTP MCU

Holtek Semiconductor 

HT46R14

17H), the programmable pulse generator0 (PPG0)

control register (PPG0C;20H), the programmable

pulse generator timer register (PPGT0;21H), the pro-

grammable pulse generator1 (PPG1) control register

(PPG1C;22H), the programmable pulse generator

timer register (PPGT1;23H).

The remaining space before the 40H is reserved for fu-

ture expanded usage and reading these locations will

get ²00H². The general purpose data memory, ad-

dressed from ²40H² to ²FFH², is used for data and con-

trol information under instruction commands.

All of the data memory areas can handle arithmetic,

logic, increment, decrement and rotate operations di-

rectly. Except for some dedicated bits, each bit in the

data memory can be set and reset by ²SET [m].i² and

²CLR [m].i². They are also indirectly accessible through

memory pointer registers (MP0;01H/MP1;03H).

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers

that are not physically implemented. Any read/write op-

eration of [00H] and [02H] accesses the RAM pointed to

by MP0(01H) and MP1(03H) respectively. Reading lo-

cation 00H or 02H indirectly returns the result 00H.

While, writing it indirectly leads to no operation.

The function of data movement between two indirect ad-

dressing registers is not supported. The memory pointer

registers, MP0 and MP1, are both 8-bit registers used to

access the RAM by combining corresponding indirect

addressing registers.

Accumulator

The accumulator is closely related to ALU operations. It

is also mapped to location 05H of the data memory and

can carry out immediate data operations. The data

movement between two data memory locations must

pass through the accumulator.

Arithmetic and Logic Unit - ALU

This circuit performs 8-bit arithmetic and logic operations.

The ALU provides the following functions:

· Arithmetic operations (ADD, ADC, SUB, SBC, DAA)

· Logic operations (AND, OR, XOR, CPL)

· Rotation (RL, RR, RLC, RRC)

· Increment and Decrement (INC, DEC)

· Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but

also changes the status register.

Status Register - STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry

flag (C), auxiliary carry flag (AC), overflow flag (OV),

power down flag (PDF), and watchdog time-out flag

00H

In d ir e c t A d d r e s s in g R e g is te r 0

01H

M P0

02H

In d ir e c t A d d r e s s in g R e g is te r 1

03H

M P1

04H

05H

ACC

06H

PCL

07H

TB LP

08H

TB LH

09H

0A H

STATU S

0B H

IN T C 0

0C H

0D H

TM R 0

0E H

TM R 0C

0FH

10H

TM R 1

11H

TM R 1C

12H

PA

13H

PAC

14H

PB

15H

PBC

16H

PC

17H

PCC

18H

19H

1A H

1B H

1C H

1D H

1E H

IN T C 1

1FH

20H

P P G 0C

21H

PPG T0

22H

P P G 1C

23H

PPG T1

24H

ADRL

25H

ADRH

26H

ADCR

27H

ACSR

28H

S p e c ia l P u r p o s e

D a ta M e m o ry

3FH

40H

G e n e ra l P u rp o s e

D a ta M e m o ry

:U nused

(1 9 2 B y te s )

R e a d a s "0 0 "

FFH

RAM Mapping

(TO). It also records the status information and controls

the operation sequence.

With the exception of the TO and PDF flags, bits in

the status register can be altered by instructions like

most other registers. Any data written into the status

register will not change the TO or PDF flag. In addi-

tion operations related to the status register may give

different results from those intended. The TO flag

can be affected only by system power-up, a WDT

Rev. 1.00

8

November 1, 2005

Share Link: