DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HT6P12-20 데이터 시트보기 (PDF) - Holtek Semiconductor

부품명
상세내역
제조사
HT6P12-20
Holtek
Holtek Semiconductor Holtek
HT6P12-20 Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HT6P12
In the disarm state, if the RE_ARM is enabled
(when the RE_ARM delay time is not zero; refer
to the option table for details), the disarm state
will change to the arm state after the RE_ARM
delay time. The timing of the arm/disarm con-
trol is shown in the previous page.
Mute mode
If one of the encoder’s data bits is set as a
MUTE control bit (Output Type B or C), its
function is similar to the function of the
arm/disarm control except that the chirp sound
is disabled in the mute mode (when the arm
state changes to the disarm state). In the mute
mode when the FIND_CAR function or the
alarm trigger is activated, the chirp sound will
be disabled. That is to say, only the car lamp will
flash in the FIND_CAR mode or the alarm trig-
ger mode under the MUTE function. When the
disarm state changes to the arm state , the
chirp sound can be enabled or disabled (defined
by the “In mute mode, DisarmArm chirp
Sound” in the option table).
Alarm trigger mode (AL+, AL-, TRIG)
With an alarm in the arm state, any one of the
three signals AL+, AL-, and TRIG can trigger
the alarm as described below.
TRIG trigger
For the TRIG trigger, the LSI provides the
following outputs:
The FLASH pin will output a flash signal at
a settable rate (defined by the “Alarm,Panic
and FIND_CAR states lamp flash period” in
the option table).
The SIREN (CHIRP) pin will output a siren
sound. The active interval is settable (de-
fined by the “TRIG and Panic siren active
time” and the “TRIG siren pause time” in the
option table). Four intervals combined to pro-
duce a cycle.
The LED will output a flash signal. The
flash rate is settable (defined by the “Alarm
state LED flash period” in the option table).
The LED flash output will continue until
ACC(DI) pin is activated.
If the TRIG trigger is removed within a cycle
of 4 intervals, the FLASH and SIREN outputs
will stop at the end of a cycle. Otherwise they
will continue to complete another cycle of 4
intervals. The total amount of cycle to be re-
peated can be set from 0 to 14 or unlimited
(defined by the “maximum amount of TRIG
SIREN active cycle” in the option table). After
the repeating times have been set, the FLASH
and SIREN output will stop at the end of the
assigned cycle although the trigger signal is
still not removed. Once the ACC (DI) pin is
activated the three kinds of output will cease.
AL+, AL- triggers
For the AL+ and AL- triggers, the AL+ is
activated at a high level and the AL- at a low
level. The LSI provides the following outputs:
The FLASH pin will output a flash signal at
a settable rate (defined by the “ALARM,
Panic and FIND_CAR states lamp flash pe-
riod” in the option table).
The SIREN (CHIRP) pin will output a siren
sound. The active interval is settable (de-
fined by the “AL_TRIG siren active time” in
the option table).
The LED pin will output a flash signal. The
flash rate is settable (defined by the “Alarm
state LED flash period” in the option table).
The LED flash output will continue until
ACC(DI) pin is activated.
If the AL+ or AL- trigger signal is removed
within the AL_TRIG siren active time (de-
fined by the “AL_TRIG siren active time” in
the option table), the FLASH and SIREN out-
puts will stop at the end of the active time.
Otherwise, the system will remain at the
alarm state, the AL_TRIG siren active time
will be re-loaded to count, and the FLASH and
SIREN outputs will continue until the signal
is removed within new active time or the ACC
(DI) is activated. Once the ACC (DI) pin is
activated the three kinds of pin output will
stop.
The TRIG, AL+, and AL- triggers are all dis-
abled in the disarm state. Once the active
high ACC(DI) input is activated, all the out-
puts will cease and the arm state will change
to the disarm state. When the ACC(DI) pin
return to low, if the AUTO_ARM is enabled
10
2nd Oct ’97

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]