HT82K94A(2005) 데이터 시트보기 (PDF) - Holtek Semiconductor
부품명
상세내역
제조사
HT82K94A Datasheet PDF : 44 Pages
| |||
HT82K94E/HT82K94A
STALL, PIPE, PIPE_CTRL and Endpt_EN Registers
PIPE register represents whether the endpoint corresponding is accessed by host or not. After ACT_EN signal being
sent out, MCU can check which endpoint had been accessed. This register is set only after the time when host access
the corresponding endpoint.
STALL register shows whether the endpoint corresponding works or not. As soon as the endpoint work improperly, the
bit corresponding must be set.
PIPE_CTRL Register is used for configuring IN (Bit=1) or OUT (Bit=0)Pipe. The default is define IN pipe. Where Bit0
(DATA0) of the PIPE_CTRL Register is used to setting the data toggle of any endpoint (except endpoint0) using data
toggles to the value DATA0. Once the user want the any endpoint (except endpoint0) using data toggles to the value
DATA0. the user can output a LOW pulse to this bit. The LOW pulse period must at least 10 instruction cycle.
Endpt_EN Register is used to enable or disable the corresponding endpoint (except endpoint 0) Enable Endpoint
(Bit=1) or disable Endpoint (Bit=0)
The bitmaps are list as follows :
Register
Name
R/W
Register
Address
Bit7~Bit4 Reserved
Bit 3
Bit 2
Bit 1
Bit 0
Default
Value
PIPE_CTRL R/W 01000001B
¾
Pipe 3 Pipe 2 Pipe 1 Pipe 0 00001111
STALL
R/W 01000011B
¾
Pipe 3 Pipe 2 Pipe 1 Pipe 0 00001111
PIPE
R 01000100B
¾
Pipe 3 Pipe 2 Pipe 1 Pipe 0 00000000
Endpt_EN
R/W 01000001B
¾
Pipe 3 Pipe 2 Pipe 1 Pipe 0 00001111
PIPE_CTRL (41H), STALL (43H), PIPE (44H) and Endpt_EN (47H) Registers
The SIES Register is used to indicate the present signal state which the SIE receives and also defines whether the SIE
has to change the device address automatically.
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
Func.
NMI
EOT CRC_ERR NAK
IN
OUT F0_ERR Adr_set
R/W
R/W
R
R/W
R
R
R/W
R/W
R/W
Reg_ Adr
01000101B
SIES (45H) Register
Func. Name
Adr_ set
F0_Err
Out
IN
NAK
R/W
Description
This bit is used to configure the SIE to automatically change the device address with
the value of the Address+Remote_WakeUp Register (42H).
When this bit is set to ²1² by F/W, the SIE will update the device address with the value
of the Address+Remote_WakeUp Register (42H) after the PC Host has successfully
R/W read the data from the device by the IN operation. The SIE will clear the bit after updat-
ing the device address. Otherwise, when this bit is cleared to ²0², the SIE will update
the device address immediately after an address is written to the Address+Re-
mote_WakeUp Register (42H)
Default 0
This bit is used to indicate that some errors have occurred when accessing the FIFO0.
R/W This bit is set by SIE and cleared by F/W.
Default 0
This bit is used to indicate that an OUT token (except for the OUT zero length) has
R/W
been received. The F/W clear the bit after the OUT data has been read. This bit will
also be cleared by the SIE after the next valid SETUP token is received.
Default 0
R
This bit is used to indicate that the current signal the USB is receiving from the PC
Host is IN token.
R
This bit is used to indicate that the SIE is transmitting NAK signal to the Host in re-
sponse to the PC Host IN or OUT token.
Rev. 1.00
19
November 22, 2005
Share Link: 