DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HV9982 데이터 시트보기 (PDF) - Supertex Inc

부품명
상세내역
제조사
HV9982 Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HV9982
Ordering Information
Device
40-Lead QFN
6x6mm body,
1.0mm height (max), 0.50mm pitch
HV9982
HV9982K6-G
-G indicates package is RoHS compliant (‘Green’)
Pin Configuration
VDD1
FLTI
40
1
31
30
VDD3
FLT3
CS1
CS3
COMP1
COMP3
Absolute Maximum Ratings
Parameter
Value
VIN to GND
-0.5V to +45V
VDD to GND, VDD 1-3 to GND
-0.3V to +10V
All other pins to GND
Junction temperature
-0.3V to (VDD + 0.3V)
+125°C
FBDK1
REF1
OVP1
VIN
VDD
EN 10
11
GND
FBDK3
REF3
OVP3
CLK
NC
21 S2
20
Storage ambient temperature range
-65°C to +150°C
Continuous Power dissipation (TA = +25°C)
5000mW
Stresses beyond those listed under “Absolute Maximum Ratings” may
cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond
those indicated in the operational sections of the specifications is not implied.
Exposure to absolute maximum rating conditions for extended periods may
affect device reliability.
Thermal Resistance
Package
40-Lead QFN
θja
18.1OC/W
40-Lead QFN (K6)
(top view)
Product Marking
HV9982
LLLLLL
YYWW
AAACCC
L = Lot Number
YY = Year Sealed
WW = Week Sealed
A = Assembler ID
C = Country of Origin
= “Green” Packaging
40-Lead QFN (K6)
Electrical Characteristics (The * denotes the specifications which apply over the full operating ambient temperature range of 0°C
< TA < +85°C, otherwise the specifications are at TA = 25°C. VDD = 8.0V unless otherwise noted)
Sym Parameter
Min Typ Max Units Conditions
Input
VINDC
IINSD
IIN
Input DC supply voltage
Shut-down mode supply current
Supply current
* 10
*-
--
- 40 V DC input voltage
- 500 μA EN ≤ 0.8V
-
4.5
mA
EN ≥ 2.0V; PWMD1 = PWMD2
= PWMD3 = GND
REN
Pull-down resistor
- 100 130 160 kΩ VEN = 5.0V
Internal Regulator
VDD
Internally regulated voltage
VIN = 12-40V; EN = HIGH;
* 7.25 7.75 8.25 V PWMD1-3 = VDD;
GATE1-3 = 1nF; CLK = 6MHz
UVLORISE VDD under voltage lockout threshold
- 6.0
-
6.5
V VDD falling
UVLOHYST VDD under voltage hysteresis
--
500
-
mV VDD rising
# Denotes specifications guaranteed by design
* The specifications which apply over the full operating temperature range at 0OC < TA < +85OC are guaranteed by design and characterization.
2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]