ICS601-21
LOW PHASE NOISE CLOCK MULTIPLIER
Description
The ICS601-21 is a low-cost, low phase noise, high
performance clock synthesizer for applications which
require low phase noise and low jitter. It is ICS’ lowest
phase noise multiplier. Using ICS’ patented analog and
digital Phase Locked Loop (PLL) techniques, the chip
accepts a 10 - 27 MHz crystal or clock input, and
produces output clocks up to 220 MHz at 3.3 V.
This product is intended for clock generation. It has low
output jitter (variation in the output period), but input to
output skew and jitter are not defined nor guaranteed.
Features
• Fully integrated PLL, no external loop filter required
• Differential 3.3 V LVPECL outputs
• Uses fundamental 10 - 27 MHz crystal or clock
• Output clocks up to 220 MHz at 3.3 V
• Low phase noise: -122 dBc/Hz at 10 kHz
• Low jitter - 15 ps one sigma typ.
• Powerdown mode lowers power consumption
• Packaged in 16-pin TSSOP
• Advanced, low power, sub-micron CMOS process
• Operating voltage of 3.3 V
• Commercial temperature range available
Block Diagram
X1/ICLK
Crystal or
clock input
X2
Reference
Divider
Crystal
Oscillator
VDD
Phase
Comparator
Charge
Pump
Loop
Filter
VCO
ROM Based
Multipliers
VCO
Divide
4
S2:0
GND
CLK
nCLK
MDS 601-21 H
1
Revision 040204
Integrated Circuit Systems l 525 Race Street, San Jose, CA 95126 l tel (408) 297-1201 l www.icst.com