IDT72V36102 데이터 시트보기 (PDF) - Integrated Device Technology

부품명

상세내역

제조사

IDT72V36102

3.3 VOLT CMOS SyncBiFIFO

Integrated Device Technology 

IDT72V3682/72V3692/72V36102 3.3V CMOS SyncBiFIFOTM

16,384 x 36 x 2, 32,768 x 36 x 2 and 65,536 x 36 x 2

PIN DESCRIPTIONS (CONTINUED)

COMMERCIAL TEMPERATURE RANGE

Symbol

Name

I/O

Description

MBA

Port A Mailbox

I

A HIGH level on MBA chooses a mailbox register for a port A read or write operation. When the

Select

A0-A35 outputs are active, a HIGH level on MBA selects data from the mail2 register for output and a

LOW level selects FIFO2 output register data for output.

MBB

MBF1

Port B Mailbox

Select

Mail1 Register

Flag

MBF2

Mail2 Register

Flag

RST1

FIFO1 Reset

RST2

FIFO2 Reset

W/RA

W/RB

Port A Write/

Read Select

Port B Write/

Read Select

I

A HIGH level on MBB chooses a mailbox register for a port B read or write operation. When the

B0-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register or output and a

LOW level selects FIFO1 output register data for output.

O

MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register.

Writes to the mail1 register are inhibited while MBF1 is LOW. MBF1 is set HIGH by a LOW-to-HIGH

transition of CLKB when a port B read is selected and MBB is HIGH. MBF1 is set HIGH when FIFO1

is reset.

O

MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes

to the mail2 register are inhibited while MBF2 is LOW. MBF2 is set HIGH by a LOW-to-HIGH

transition of CLKA when a port A read is selected and MBA is HIGH. MBF2 is also set HIGH when

FIFO2 is reset.

I

To reset FIFO1, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur

while RST1 is LOW. The LOW-to-HIGH transition of RST1 latches the status of FS0 and FS1 for AFA

and AEB offset selection. FIFO1 must be reset upon power up before data is written to its RAM.

I

To reset FIFO2, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur

while RST2 is LOW. The LOW-to-HIGH transition of RST2 latches the status of FS0 and FS1 for AFB

and AEA offset selection. FIFO2 must be reset upon power up before data is written to its RAM.

I

A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH

transition of CLKA. The A0-A35 outputs are in the HIGH impedance state when W/RA is HIGH.

I

A LOW selects a write operation and a HIGH selects a read operation on port B for a LOW-to-HIGH

transition of CLKB. The B0-B35 outputs are in the HIGH impedance state when W/RB is LOW.

5

Share Link: