LC7472 데이터 시트보기 (PDF) - SANYO -> Panasonic
부품명
상세내역
제조사
LC7472 Datasheet PDF : 11 Pages
| |||
LC7472M
Pin Function
Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Name
VSS1
XIN
XOUT
CTRL1
CSYNOUT
OSCIN
OSCOUT
SYNC
CS
SCLK
SIN
VDD2
CVOUT
NC
CVIN
VDD1
SYNCIN
SEPC
SEPOUT
SEPIN
CTRL2
CTRL3
RST
VDD1
Description
Ground
Crystal oscillator input
Crystal oscillator output
Crystal oscillator input select. HIGH for external (2fSC) clock input mode
Composite synchronization signal output. During reset (RST LOW), crystal oscillator clock is
output. No output for internal reset command
LC oscillator input. LC circuit for pixel clock generation character output
LC oscillator output. LC circuit for pixel clock generation character output
External synchronization signal check output. During reset (RST LOW), pixel clock is output. No
output for internal reset command
Serial data input enable when LOW, with pull-up resistance
Clock input for serial data input, with pull-up resistance
Serial data input, with pull-up resistance
Power supply for composite video image signal level modulation (for analog system)
Composite video image signal output
No connection
Composite video image signal input
5V power supply for digital system
Synchronization separation circuit input. If internal sync separation circuit is not used, use
SYNCIN to input an external horizontal or composite synchronization signal
Synchronization separation circuit modulator capacitor connection. Leave open if not used
Composite synchronization separation circuit output. Outputs SYNCIN signal if internal sync
separation is not used.
Vertical synchronization signal input. Tie to VDD1 if not used
NTSC/PAL-M sync signal generation method select input. LOW for NTSC
SEPIN input control. VSYNC input signal when LOW
System reset input, with pull-up resistance
5V power supply for digital system
Specifications
Absolute Maximum Ratings at Ta = 25˚C
Parameter
Maximum supply voltage
Maximum input voltage
Maximum output voltage
Allowable power dissipation
Operating temperature
Storage temperature
Symbol
VDD max
VIN max
VO max
Pd max
Topr
Tstg
VDD1, VDD2
Conditions
CSYNOUT, SYNCJDG, SEPOUT
Ratings
Unit
VSS– 0.3 to VSS+7.0 V
VSS– 0.3 to VDD+0.3 V
VSS– 0.3 to VDD+0.3 V
350 mW
– 30 to +70 ˚C
– 40 to +125 ˚C
Reommended Operating Conditions at Ta = –30 to +70˚C
Parameter
Symbol
Conditions
Logic supply voltage
Analog supply voltage
Input high-level voltage
Input low-level voltage
RST, CS, SIN and SCLK pull-up resistance
CVIN composite video input voltage
SYNCIN composite video input voltage
XIN input voltage
XIN and XOUT oscillator frequency
OSCIN and OSCOUT oscillator frequency
VDD1
VDD2
VIH1
VIH2
VIL1
VIL2
RPU
VI1
VI2
VI3
fOSC1
fOSC2
RST, CS, SIN, SCLK
CTRL1, CTRL2, CTRL3, SEPIN
RST, CS, SIN, SCLK
CTRL1, CTRL2, CTRL3, SEPIN
Depends on optional settings at pins
Measured peak to peak
Measured peak to peak
External clock input, fIN=7.159 or 14.302MHz
NTSC (2fsc)
PAL-M (4fsc)
LC oscillator
min
4.5
4.5
0.8VDD1
0.7VDD1
VSS– 0.3
VSS– 0.3
25
0.20
5
Ratings
typ
max
5.0
5.5
5.0 1.27VDD1
VDD1+0.3
VDD1+0.3
0.2VDD1
0.3VDD1
50
90
2.0
2.0
2.5
5.0
7.159
14.302
10
Unit
V
V
V
V
V
V
KΩ
VP-P
VP-P
VP-P
MHz
MHz
MHz
No.4246–3/11
Share Link: 