LPC1100 데이터 시트보기 (PDF) - NXP Semiconductors.
부품명
상세내역
제조사
LPC1100 Datasheet PDF : 2 Pages
| |||
NXP’s LPC1100 is the lowest-priced 32-bit MCU solution
in the market. It offers greater value than existing 8/16-bit
microcontroller by delivering unprecedented performance,
simplicity, low power, and dramatic reductions in code size for
every application.
With over 45 DMIPS of performance compared to the
sub-DMIP performance typical of 8-bit MCUs and 3 to 5 DMIPS
for 16-bit MCUs, the LPC1100 not only execute basic control
tasks but sophisticated algorithms as well, making even the
most complex tasks within reach. Using less time to do more
tasks translates directly into lower energy consumption.
This level of performance is delivered at 50 MHz, with extensive
power optimization, at less than 10 mA.
Challenging the belief that 8/16-bit microcontrollers use less
code, industry-standard Coremark benchmarks show that
the LPC1100 requires 40-50% less code for most common
microcontroller tasks.
LPC1100 block diagram
Power Management Unit
Power modes, BOD, Single power supply, POR
ADC
8 Channel, 10 bit
GPIO
Up to 42 GPIOs
CortexTM -M0
50 MHz
I2C
1 Interface
SPI
1-2 Interfaces
Timers
2 x16-bit & 2x32-bit
System tick timer,
WDT
RAM
2KB – 8KB
Flash
8KB – 32KB
UART
1 Interface
Clock Generation Unit
12 MHz 1% IRC OSC, Watchdog OSC, 1-25 MHz System OSC, System PLL
Development tools
The LPC1100 family is supported by the LPCXpresso , an easy
to use, comprehensive development tool platform for under
US$30, as well as development tools from IAR, Keil, Hitex,
Code Red, and many others. For the most current listing,
please visit www.nxp.com/microcontrollers.
Additional features
} Serial Wire Debug (4 breakpoints)
} High-current output driver (20 mA) on one pin
} High-current sink drivers (20 mA) on two pins
} Integrated PMU (Power Management Unit) to minimize
power consumption during Sleep, Deep-sleep, and Deep
power-down modes
} Single 3.3 V power supply (1.8 to 3.6 V)
} Over 5 kV ESD for rugged applications
} 13 GPIO pins can be used as edge and level sensitive
interrupt sources
} Clock generation unit with divider that can reflect the main
oscillator clock, IRC clock, CPU clock, and Watchdog clock.
} Processor wake-up from Deep-sleep mode via interrupts
from various peripherals
} Brownout detect with four separate thresholds for interrupt
and forced reset
} Power-On Reset (POR)
} Crystal oscillator with an operating range of 1 MHz to 25 MHz
} 12 MHz internal RC oscillator trimmed to 1% accuracy that
can also be used as a system clock
} PLL allows CPU operation up to the maximum CPU rate
without the need for a high-frequency crystal. Can be run
run from the main oscillator, the internal RC oscillator, or
the Watchdog oscillator.
} Available in 48-pin LQFP, 33-pin HVQFN, or 44-pin PLCC
package
LPC111x ordering options
Type number
LPC1111
LPC1111FHN33/101
LPC1111FHN33/201
LPC1112
LPC1112FHN33/101
LPC1112FHN33/201
LPC1113
LPC1113FHN33/201
LPC1113FHN33/301
LPC1113FBD48/301
LPC1114
LPC1114FHN33/201
LPC1114FHN33/301
LPC1114FBD48/301
LPC1114FA44/301
Flash
8 KB
8 KB
16 KB
16 KB
24 KB
24 KB
24 KB
32 KB
32 KB
32 KB
32 KB
Total SRAM
2 KB
4 KB
2 KB
4 KB
4 KB
8 KB
8 KB
4 KB
8 KB
8 KB
8 KB
UART RS-485
1
1
1
1
1
1
1
1
1
1
1
I2C / Fast+
1
1
1
1
1
1
1
1
1
1
1
SPI
ADC Channels
Package
1
8
HVQFN33
1
8
HVQFN33
1
8
HVQFN33
1
8
HVQFN33
1
8
HVQFN33
1
8
HVQFN33
2
8
LQFP48
1
8
HVQFN33
1
8
HVQFN33
2
8
LQFP48
2
8
PLCC44
www.nxp.com
© 2010 NXP B.V.
All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and
reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use.
Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.
Date of release: January 2010
Document order number : 9397 750 16865
Printed in the Netherlands
Share Link: 