LTC2913(RevA) 데이터 시트보기 (PDF) - Linear Technology
부품명
상세내역
제조사
LTC2913 Datasheet PDF : 12 Pages
| |||
LTC2913
TYPICAL PERFORMANCE CHARACTERISTICS
Specifications are at TA = 25°C, VCC = 3.3V unless otherwise noted.
UV Output Voltage vs VCC
5
VHn = 0.55V
SEL = VCC
4
3
UV, ISINK vs VCC
5
VHn = 0.45V
SEL = VCC
4
UV AT 150mV
3
UV/OV Voltage Output Low vs
Output Sink Current
1.0
0.8
25°C
125°C
–40°C
0.6
2
2
0.4
UV AT 50mV
1
1
0.2
0
0
1
2
3
4
5
SUPPLY VOLTAGE, VCC (V)
2913 G07
0
0
1
2
3
4
5
SUPPLY VOLTAGE, VCC (V)
2913 G08
0
0
5 10 15 20 25 30
IUV/OV (mA)
2913 G09
Reset Timeout Period vs
Temperature
12
CTMR = 1nF
11
10
Reset Timeout Period vs
Capacitance
10000
1000
9
100
8
10
7
6
–50 –25 0
25 50
TEMPERATURE (°C)
75 100
2913 G10
1
0.1
1
10
100
1000
TMR PIN CAPACITANCE, CTMR (nF)
2913 G11
PIN FUNCTIONS
DIS (Pin 8, LTC2913-2): Output Disable Input. Disables
the OV and UV output pins. When DIS is pulled high, the
OV and UV pins are not asserted except during a UVLO
condition. DIS has a weak (2µA) internal pull-down to
GND. Leave DIS open if unused.
Exposed Pad (Pin 11, DFN Package): Exposed Pad may
be left open or connected to device ground.
GND (Pin 5): Device Ground.
LATCH (Pin 8, LTC2913-1): OV Latch Clear/Bypass Input.
When pin is pulled low, OV is latched when asserted. When
pulled high, OV latch is cleared. While held high, OV has
the same delay and output characteristics as UV.
OV (Pin 6): Overvoltage Logic Output. Asserts low when
either VL input voltage is above threshold. Latched low
(LTC2913-1). Held low for programmed delay time after
both VL inputs are valid (LTC2913-2). OV has a weak pull-
up to VCC and may be pulled above VCC using an external
pull-up. Leave OV open if unused.
2913fa
5
Share Link: 