DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LV4904V 데이터 시트보기 (PDF) - SANYO -> Panasonic

부품명
상세내역
제조사
LV4904V
SANYO
SANYO -> Panasonic SANYO
LV4904V Datasheet PDF : 25 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
LV4904V
Master clock rate MCKFS_I2C and sample rate SRATE_I2C are set in accordance with the master clock and input sample
rate. The settings established according to MCKFS_I2C are valid only when the MCKFS pin is set to low in the combined
I2C bus and pin setting mode. When MCKFS is high or when the pin setting mode is established, the settings established
according to the pins described in section 2.7 are valid, therefore MCKFS_I2C setting described here is ignored. The
settings established according to SRATE_I2C are valid only when the SRATE pin is low in the combined I2C bus and pin
setting mode. When SRATE is high or when the pin setting mode is established, the settings established according to the
pins described in section 2.8 are valid, therefore SRATE_I2C setting described here is ignored.
If these settings are illegal and they do not match the input signals, an abnormal sound is generated or the output is set to
off. Noise is generated when switching the settings, so mute the output before changing any settings.
Table 8.1.2 shows the settings of the master clock that is set by SRATE and MCKFS.
Table 8.1.2 Master clock settings (initial values in bold)
SRATE_I2C
[1]
[0]
Sampling Rate
MCKFS_I2C Setting and MCK Rate
[00]
[01]
[10]
[11]
0
0
32 kHz
256 fs
384 fs
512 fs
768 fs
0
1
44.1/48 kHz
256 fs
384 fs
512 fs
768 fs
1
0
88.2/96 kHz
128 fs
192 fs
256 fs
384 fs
1
1
176.4/192 kHz
64 fs
96 fs
128 fs
192 fs
8.2 Gain and mute settings
Register
Address
D7
D6
D5
D4
D3
D2
D1
D0
GAINL
20h
PSTPL
MUTEBL
GAINR
21h
PSTPR
MUTEBR
GAINL [5:0]
GAINR [5:0]
The left-channel volume and right-channel volume are each set with 6 bits and in 64 steps using the GAINL and
GAINR registers, respectively. The volume setting ranges from +12 dB to -81 dB in 1.5 dB increments.
The settings established according to GAINL and GAINR are valid only when all the GAIN0 to GAIN5 pins are low in
the combined I2C bus and pin setting mode. With any other pin settings or when the pin setting mode is established, the
settings established according to the pins described in section 2.9 are valid, therefore GAINL and GAINR setting
described here is ignored.
Table 8.2.1 shows the volume settings established according to GAINL and GAINR.
Table 8.2.1 Gain settings (initial value in bold)
GAINL
No.
Gain (dB)
No.
GAINR
63
111111
+12.0
41
62
111110
+10.5
40
61
111101
+9.0
39
60
111100
+7.5
38
59
111011
+6.0
37
58
111010
+4.5
36
57
111001
+3.0
35
56
111000
+1.5
34
55
110111
0.0
33
54
110110
-1.5
32
53
110101
-3.0
31
52
110100
-4.5
30
51
110011
-6.0
29
50
110010
-7.5
28
49
110001
-9.0
27
48
110000
-10.5
26
47
101111
-12.0
25
46
101110
-13.5
24
45
101101
-15.0
23
44
101100
-16.5
22
43
101011
-18.0
21
42
101010
-19.5
20
GAINL
GAINR
101001
101000
100111
100110
100101
100100
100011
100010
100001
100000
011111
011110
011101
011100
011011
011010
011001
011000
010111
010110
010101
010100
Gain (dB)
-21.0
-22.5
-24.0
-25.5
-27.0
-28.5
-30.0
-31.5
-33.0
-34.5
-36.0
-37.5
-39.0
-40.5
-42.0
-43.5
-45.0
-46.5
-48.0
-49.5
-51.0
-52.5
GAINL
No.
GAINR
19
010011
18
010010
17
010001
16
010000
15
001111
14
001110
13
001101
12
001100
11
001011
10
001010
9
001001
8
001000
7
000111
6
000110
5
000101
4
000100
3
000011
2
000010
1
000001
0
000000
Gain (dB)
-54.0
-55.5
-57.0
-58.5
-60.0
-61.5
-63.0
-64.5
-66.0
-67.5
-69.0
-70.5
-72.0
-73.5
-75.0
-76.5
-78.0
-79.5
-81.0
MUTE
No.A1963-19/25

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]