MT55L512L18PT-7.5IT 데이터 시트보기 (PDF) - Micron Technology
부품명
상세내역
제조사
MT55L512L18PT-7.5IT Datasheet PDF : 30 Pages
| |||
8Mb: 512K x 18, 256K x 32/36
PIPELINED ZBT SRAM
TQFP PIN DESCRIPTIONS (CONTINUED)
x18
88
31
(a) 58, 59, 62, 63,
68, 69, 72-74
(b) 8, 9, 12, 13,
18, 19, 22-24
n/a
14, 15, 16, 41, 65,
66, 91
4, 11, 20, 27,
54, 61, 70, 77
5, 10, 17, 21,
26, 40, 55, 60,
67, 71, 76, 90
1-3, 6, 7, 25,
28-30, 51-53, 56,
57, 75, 78, 79,
95, 96
38, 39, 42, 43
84
x32/x36
88
SYMBOL TYPE
R/W# Input
31
MODE Input
(LBO#)
(a) 52, 53, 56-59,
62, 63
(b) 68, 69, 72-75,
78, 79
(c) 2, 3, 6-9,
12, 13
(d) 18, 19, 22-25,
28, 29
DQa Input/
Output
DQb
DQc
DQd
51
NF/DQPa NF/
80
NF/DQPb I/O
1
NF/DQPc
30
NF/DQPd
14, 15, 16, 41, 65,
66, 91
VDD Supply
4, 11, 20, 27,
54, 61, 70, 77
VDDQ Supply
5, 10, 17, 21,
26, 40, 55, 60,
67, 71, 76, 90
VSS Supply
n/a
NC
–
DESCRIPTION
Read/Write: This input determines the cycle type when
ADV/LD# is LOW and is the only means for determining
READs and WRITEs. READ cycles may not be converted into
WRITEs (and vice versa) other than by loading a new
address. A LOW on this pin permits BYTE WRITE operations
and must meet the setup and hold times around the rising
edge of CLK. Full bus-width WRITEs occur if all byte write
enables are LOW.
Mode: This input selects the burst sequence. A LOW on
this pin selects linear burst. NC or HIGH on this pin selects
interleaved burst. Do not alter input state while device is
operating. LBO# is the JEDEC-standard term for MODE.
SRAM Data I/Os: Byte “a” is associated with DQa pins;
Byte “b” is associated with DQb pins; Byte “c” is
associated with DQc pins; Byte “d” is associated with
DQd pins. Input data must meet setup and hold times
around the rising edge of CLK.
No Function/Data Bits: On the x32 version, these pins are
No Function (NF) and can be left floating or connected to
GND to minimize thermal impedance. On the x36 version,
these bits are DQPs.
Power Supply: See DC Electrical Characteristics and
Operating Conditions for range.
Isolated Output Buffer Supply: See DC Electrical
Characteristics and Operating Conditions for range.
Ground: GND.
No Connect: These pins can be left floating or connected
to GND to minimize thermal impedance.
38, 39, 42, 43
84
DNU
NF
– Do Not Use: These signals may either be unconnected or
wired to GND to minimize thermal impedance.
– No Function: This pin is internally connected to the die and
will have the capacitance of an input pin. It is allowable to
leave this pin unconnected or driven by signals. Pin 84 is
reserved as an address pin for the 18Mb ZBT SRAM.
8Mb: 512K x 18, 256K x 32/36 Pipelined ZBT SRAM
MT55L512L18P_2.p65 – Rev. 6/01
7
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001, Micron Technology, Inc.
Share Link: 