M5M5V208VP-85-W 데이터 시트보기 (PDF) - Mitsumi
부품명
상세내역
제조사
M5M5V208VP-85-W Datasheet PDF : 7 Pages
| |||
'97.3.21
MITSUBISHI LSIs
M5M5V208FP,VP,RV,KV,KR -70L-W , -85L -W, -10L-W , -12L-W ,
-70LL-W, -85LL-W, -10LL-W, -12LL-W
2097152-BIT (262144-WORD BY 8-BIT) CMOS STATIC RAM
Write cycle ( S1 control mode)
A0~17
S1
tsu (A)
tCW
tsu (S1)
trec (W)
S2
(Note 3)
(Note 5)
W
(Note 3)
DQ1~8
Write cycle (S2 control mode)
A0~17
(Note 4)
tsu (D) th (D)
DATA IN
STABLE
tCW
(Note 3)
(Note 3)
S1
S2
W
DQ1~8
(Note 3)
tsu (A)
tsu (S2)
trec (W)
(Note 5)
(Note 3)
(Note 4)
tsu (D)
th (D)
DATA IN
STABLE
(Note 3)
(Note 3)
Note 3: Hatching indicates the state is "don't care".
4: Writing is executed while S2 high overlaps S1 and W low.
5: When the falling edge of W is simultaneously or prior to the falling edge of S1
or rising edge of S2, the outputs are maintained in the high impedance state.
6: Don't apply inverted phase signal externally when DQ pin is output mode.
MITSUBISHI
ELECTRIC
6
Share Link: 