M5M5Y5636TG-20 데이터 시트보기 (PDF) - Renesas Electronics

부품명

상세내역

제조사

M5M5Y5636TG-20

18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

Renesas Electronics 

MITSUBISHI LSIs

M5M5Y5636TG – 25,22,20

18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

Echo Clock Control in Two Banks

CLK

ADD

A

B

C

D

E

F

E1#

E2# Bank1

E2 Bank2

DQ

Bank1

CQ

Bank1

CQ Bank1

+ CQ Bank2

CQ

Bank2

DQ

Bank2

Q(A)

Q(C)

Q(B)

Q(D)

Note9. E1# does not deselect the Echo Clock Outputs. Echo Clock outputs are synchronously

deselected by E2 or E3 being sampled false.

It should be noted that deselection of the SRAM via E2 and E3 also deselects the Echo Clock output drivers. The deselection of

Echo Clock drivers is always pipelined to the same degree as output data. Deselection of the SRAM via E1# does not deactivate the

Echo Clocks.

10/29

Preliminary

M5M5Y5636TG REV.0.6

Share Link: