M95040-SBN3T 데이터 시트보기 (PDF) - STMicroelectronics

부품명

상세내역

제조사

M95040-SBN3T

4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock

STMicroelectronics 

Figure 13. Byte Write (WRITE) Sequence

M95040, M95020, M95010

S

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

C

Instruction

Byte Address

Data Byte

D

A8

A7 A6 A5 A4 A3 A2 A1 A0 7 6 5 4 3 2 1 0

High Impedance

Q

AI01442D

Note: Depending on the memory size, as shown in Table 5, the most significant address bits are Don’t Care.

given address to the end of the same page can be

Write to Memory Array (WRITE)

As shown in Figure 13, to send this instruction to

the device, Chip Select (S) is first driven Low. The

bits of the instruction byte, address byte, and at

least one data byte are then shifted in, on Serial

Data Input (D).

The instruction is terminated by driving Chip Se-

lect (S) High after the rising edge of Serial Clock

(C) that latches the last data bit, and before the

next rising edge of Serial Clock (C) occurs any-

where on the bus. In the case of Figure 13, this oc-

programmed in a single instruction.

If Chip Select (S) still continues to be driven Low,

the next byte of input data is shifted in, and is used

to overwrite the byte at the start of the current

page.

The instruction is not accepted, and is not execut-

ed, under the following conditions:

– if the Write Enable Latch (WEL) bit has not been

set to 1 (by executing a Write Enable instruction

just before)

– if a Write cycle is already in progress

curs after the eighth bit of the data byte has been – if the device has not been deselected, by Chip

latched in, indicating that the instruction is being

Select (S) being driven High, at a byte boundary

used to write a single byte. The self-timed Write

(after the rising edge of Serial Clock (C) that

cycle starts, and continues for a period tWC (as

specified in Tables 17 to 20), at the end of which

latches the last data bit, and before the next ris-

ing edge of Serial Clock (C) occurs anywhere on

the Write in Progress (WIP) bit is reset to 0.

the bus)

If, though, Chip Select (S) continues to be driven

Low, as shown in Figure 14, the next byte of input

data is shifted in. In this way, all the bytes from the

– if Write Protect (W) is Low or if the addressed

page is in the region protected by the Block Pro-

tect (BP1 and BP0) bits.

15/33

Share Link: