DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX16936 데이터 시트보기 (PDF) - Maxim Integrated

부품명
상세내역
제조사
MAX16936 Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MAX16936
36V, 220kHz to 2.2MHz Step-Down Converter
with 28µA Quiescent Current
OUT
COMP
PGOOD
EN
SUP BIAS
FB
FBSW
FBOK
AON
HVLDO
SWITCH
OVER
EAMP
REF
SOFT
START
PWM
LOGIC
HSD
CS
BIAS
BST
SUPSW
LX
MAX16936
SLOPE
COMP
LSD
OSC
PGND
SYNCOUT
FSYNC FOSC AGND
Figure 1. Internal Block Diagram
Synchronization Input (FSYNC)
FSYNC is a logic-level input useful for operating mode
selection and frequency control. Connecting FSYNC to
BIAS or to an external clock enables fixed-frequency
FPWM operation. Connecting FSYNC to AGND enables
skip mode operation.
The external clock frequency at FSYNC can be higher
or lower than the internal clock by 20%. Ensure the duty
cycle of the external clock used has a minimum pulse
width of 100ns. The device synchronizes to the external
clock within one cycle. When the external clock signal
at FSYNC is absent for more than two clock cycles, the
device reverts back to the internal clock.
Maxim Integrated
System Enable (EN)
An enable control input (EN) activates the device from its
low-power shutdown mode. EN is compatible with inputs
from automotive battery level down to 3.5V. The high
voltage compatibility allows EN to be connected to SUP,
KEY/KL30, or the inhibit pin (INH) of a CAN transceiver.
EN turns on the internal regulator. Once VBIAS is above
the internal lockout threshold, VUVL = 3.15V (typ), the
controller activates and the output voltage ramps up
within 8ms.
A logic-low at EN shuts down the device. During shut-
down, the internal linear regulator and gate drivers turn
off. Shutdown is the lowest power state and reduces the
quiescent current to 5FA (typ). Drive EN high to bring the
device out of shutdown.
  10

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]