DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX19586 데이터 시트보기 (PDF) - Maxim Integrated

부품명
상세내역
제조사
MAX19586 Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
High-Dynamic-Range, 16-Bit,
80Msps ADC with -82dBFS Noise Floor
Pin Description
PIN
1, 2, 17, 18,
19, 23, 24,
25, 55, 56
3, 69, 12,
13, 14, 20,
21, 22, 28
4
5
10
11
15, 16, 54
26
27
29, 41, 42,
51
30, 31, 52
32
33
34
35
36
37
38
39
40
43
44
45
46
47
48
49
50
53
NAME
FUNCTION
AVDD Analog Supply Voltage. Provide local bypassing to ground with 0.01µF and 0.1µF capacitors.
AGND
Converter Ground. Analog, digital, and output-driver grounds are internally connected to the same
potential. Connect the converters exposed paddle (EP) to GND.
CLKP
CLKN
INP
INN
N.C.
REFOUT
REFIN
Differential Clock, Positive Input Terminal
Differential Clock, Negative Input Terminal
Differential Analog Input, Positive Terminal
Differential Analog Input, Negative/Complementary Terminal
No Connection. Do not connect to this pin.
Internal Bandgap Reference Output
Reference Voltage Input
DVDD
DGND
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
DAV
DOR
EP
Digital Supply Voltage. Provide local bypassing to ground with 0.01µF and 0.1µF capacitors.
Converter Ground. Digital output-driver ground.
Digital CMOS Output Bit 0 (LSB)
Digital CMOS Output Bit 1
Digital CMOS Output Bit 2
Digital CMOS Output Bit 3
Digital CMOS Output Bit 4
Digital CMOS Output Bit 5
Digital CMOS Output Bit 6
Digital CMOS Output Bit 7
Digital CMOS Output Bit 8
Digital CMOS Output Bit 9
Digital CMOS Output Bit 10
Digital CMOS Output Bit 11
Digital CMOS Output Bit 12
Digital CMOS Output Bit 13
Digital CMOS Output Bit 14
Digital CMOS Output Bit 15 (MSB)
Data Valid Output. This output can be used as a clock control line to drive an external buffer or data-
acquisition system. The typical delay time between the falling edge of the converter clock and the
rising edge of DAV is 3.8ns.
Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR
transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates
within the allowable full-scale range.
Exposed Paddle. Must be connected to AGND.
_______________________________________________________________________________________ 9

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]