MB8996X 데이터 시트보기 (PDF) - Fujitsu

부품명

상세내역

제조사

MB8996X

8-bit Proprietary Microcontroller

Fujitsu 

MB89960 Series

s PRODUCT LINEUP

Prameter

Part No.

MB89965

MB89P965A

MB89F969A

MB89PV960

Classification

Mass-produced

products

(mask ROM products)

One-time product

Flash product

Piggyback/

evaluation product

for testing and

development

ROM size

16 K × 8-bit (Internal mask ROM)

60 K × 8-bit

32 K × 8-bit

(External ROM) *

RAM size

512 × 8-bit

1024 × 8-bit

CPU functions

Number of instructions

Instruction bit length

Instruction length

Data bit length

Minimum execution time

Interrupt processing time

: 136

: 8-bit

: 1 to 3 bytes

: 1-, 8-, 16bits

: 0.4 µs (at 10 MHz)

: 3.6 µs (at 10 MHz)

Ports

Output-only ports (N-ch open drain)

Output-only ports (CMOS)

General-purpose I/O ports (CMOS)

Total

: 6 (4 pins are shared with analog inputs)

(2 pins are shared with resource I/O)

:8

: 21 (shared with resource I/O)

35 (max.)

21-bit

Timebase timer Four interrupt intervals selectable 0.82 ms, 3.3 ms, 26.2 ms, or 419.4 ms (approx.) (for

main clock)

Watchdog timer

Reset trigger period : 419.4 ms (10 MHz main clock)

500 ms (32.768 MHz sub-clock)

One channel. Supports Intel SM bus (version 1.0) and Philips I2C bus standards.

Uses a 2-wire protocol for communications with other devices.

I2C interface

Pe-

riph-

eral

func-

tions

8/16-bit timer/

counter Timer

Included/Not included

(Specified when order-

ing. See “Ordering In-

formation” for details.)

Included

2 channel 8-bit timer/counter operation (independent operation clocks for timer 1 and

timer 2) or 16-bit timer/counter operation (operation clock period : 0.8 µs to 204.8 µs)

can execute an event counter operation and output a square wave using an external

Clock.

1 or 16-bit timer/counter operation mode

Serial I/O

8 bits

LSB-first or MSB-first selectable

Transfer clocks : External or three internal clocks (0.8 µs, 3.2 µs, 12.8 µs)

External

interrupt 1

(edge)

Selectable edge detection (rising, falling, or either edge)

3 independent channels

These can also be used to recover from standby modes (edge detection is still available

in stop mode) .

External

interrupt 2

(level)

1 channel with 8 inputs (“L” level interrupts, independent input enable)

This can also be used to recover from standby modes (level detection is still available in

stop mode) .

(Continued)

3

Share Link: