MB91110 데이터 시트보기 (PDF) - Fujitsu
부품명
상세내역
제조사
MB91110 Datasheet PDF : 112 Pages
| |||
MB91110 Series
Pin no. Pin name
50
BRQ/P82
51
RD
52
WR0
53
WR1/P85
55
CS0
56
CS1/PA1
57
CS2/PA2
58
CS3/PA3
59
CS4/PA4
60
CS5/PA5
61
CLK/PA6
62
RAS0/PB0
63
CS0L/PB1
64
CS0H/PB2
65
DW0/PB3
68
RAS1/PB4
69
CS1L/PB5
70
CS1H/PB6
71
DW1/PB7
72
NMI
73
MD0
74
MD1
75
MD2
77
X0
78
X1
80
RST
81
HST
83
(OPEN)
84
(OPEN)
85
(OPEN)
86
(OPEN)
I/O* Circuit type
Function
This is the external bus open request input. “1” is input if the
I/O
C
external bus is to be opened. It can be used as a port when
not otherwise used.
O
G
This is the external bus read strobe.
O
G
This is the external bus write strobe.
16-bit bus width 8-bit bus width
I/O
H
D31-24
D23-16
WR0
WR1
WR0
(Port is possible)
O
G
Chip select 0 output (Low active)
Chip select 1 output (Low active)
Chip select 2 output (Low active)
I/O
H
Chip select 3 output (Low active)
Chip select 4 output (Low active)
Chip select 5 output (Low active)
They can be used as ports when not otherwise used.
This is the system clock output. The same clock as the stan-
I/O
H
dard clock is output. This can be used as a port when not oth-
erwise used.
RAS output with DRAM bank 0.
CASL output with DRAM bank 0.
CASH output with DRAM bank 0.
WE output with DRAM bank 0. (Low active)
I/O
H
RAS output with DRAM bank 1.
CASL output with DRAM bank 1.
CASH output with DRAM bank 1.
WE output with DRAM bank 1. (Low active)
They can be used as ports when not otherwise used.
I
E
Non Maskable Interrupt (NMI) input. (Low active)
These are mode pins from 0 to 2.
I
I
Basic MCU operation modes are set using these pins.
They should be connected directly to VCC or VSS for use.
I
O
A
Clock (oscillation) input.
Clock (oscillation) output.
I
B
This is the external reset input. (Low active)
I
E
This is the hardware standby input. (Low active)
Set this to OPEN.
Set this to OPEN.
(Continued)
7
Share Link: 