DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MB91220S 데이터 시트보기 (PDF) - Fujitsu

부품명
상세내역
제조사
MB91220S
Fujitsu
Fujitsu Fujitsu
MB91220S Datasheet PDF : 88 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MB91220/S Series
FEATURES
FR60Lite CPU
• 32-bit RISC, load/store architecture, 5-stage pipeline
• Maximum operating frequency : 32 MHz (Source oscillation is 4 MHz with x8 multiplier-PLL clock multiplier
system)
• 16-bit fixed-length instructions (basic instructions)
• Instruction execution speed : 1 instruction per cycle
• Instruction set optimized for embedded application : Memory-to-memory transfer, bit manipulation, barrel shift
instructions etc.
• Instructions supported by C language : Function entry/exit instructions, multiple-register load/store instructions.
• Register interlock function : Easier assembler coding enabled
• Built-in multiplier supported at the instruction level
Signed 32-bit multiplication : 5 cycles
Signed 16-bit multiplication : 3 cycles
• Interrupt (PC/PS save) : 6 cycles (16 priority levels)
• Harvard architecture allowing program access and data access to be executed simultaneously.
• Instruction set compatible with FR family
Internal Peripheral Functions
• Internal ROM size & ROM type
Flash Memory : 512 Kbytes (MB91F223/S)
• Internal RAM size : 16 Kbytes (MB91F223/S) / 64 Kbytes (MB91V220)
• General-purpose ports : up to 120 ports (including 4 input-only ports)
• 8/10-bit A/D converter (Sequential comparison type)
8/10-bit resolution : 24 channels
Conversion time : 3 µs (16/32 MHz)
Set the PLL multiplier and the division ratio of peripheral circuit clocks so that the above conversion time is
achieved.
32 MHz : Source oscillation (4 MHz) with ×8 multiplier, divided by 1
16 MHz : Source oscillation with ×8 multiplier, divided by 2
• D/A converter (R-2R type)
8-bit resolution : 2 channels
• External interrupt : 8 channels
• Bit search module (for REALOS)
• LIN-UART (full duplex double buffer type) : 4 channels
Synchronous/asynchronous clock operations selectable
Sync-break detection
Dedicated built-in baud-rate generator
• I2C Bus interface* : 2 channels
• Stepping motor controller (SMC) : 4 channels
10-bit PWM with 4 high-current outputs for each channel
• 8/16-bit PPG timer : 16 channels
• 16-bit reload timer : 3 channels
• 16-bit free-run timer : 2 channels (ICU/OCU linkage)
• 16-bit pulse width counter : 1 channel
• Input capture : 4 channels (free-run timers ch.0 and ch.1). ch.0 linked to PWC
• Output compare : 2 channels (free-run timer ch.0 )
• LCD controller : SEG0 to SEG31/COM0 to COM3 (shared with port)
• 16-bit timebase/watch dog timer
(Continued)
2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]