MC100ELT23
Q
TTL
Driver
D
TTL
Receiver
CL*
* 20 pF total cap AC load (includes fixture)
RL
500 W
GND
Figure 2. TTL Output Loading Used for Device Evaluation
Resource Reference of Application Notes
AN1404
– ECLinPS Circuit Performance at Non–Standard VIH Levels
AN1405
– ECL Clock Distribution Techniques
AN1406
– Designing with PECL (ECL at +5.0 V)
AN1503
– ECLinPS I/O SPICE Modeling Kit
AN1504
– Metastability and the ECLinPS Family
AN1560
– Low Voltage ECLinPS SPICE Modeling Kit
AN1568
– Interfacing Between LVDS and ECL
AN1596
– ECLinPS Lite Translator ELT Family SPICE I/O Model Kit
AN1650
– Using Wire–OR Ties in ECLinPS Designs
AN1672
– The ECL Translator Guide
AND8001 – Odd Number Counters Design
AND8002 – Marking and Date Codes
AND8020 – Termination of ECL Logic Devices
http://onsemi.com
3