MC1495P 데이터 시트보기 (PDF) - ON Semiconductor

부품명

상세내역

제조사

MC1495P

Wideband Linear Four›Quadrant Multiplier

ON Semiconductor 

MC1495

Maximum Output Voltage Swing

The maximum output voltage swing is dependent upon

the factors mentioned below and upon the particular circuit

being considered.

For Figure 20 the maximum output swing is dependent

upon V+ for positive swing and upon the voltage at Pin 1 for

negative swing. The potential at Pin 1 determines the

quiescent level for transistors Q5, Q6, Q7 and Q8. This

potential should be related so that negative swing at Pins 2

or 14 does not saturate those transistors. See General Design

Procedure for further information regarding selection of

these potentials.

V+

RX

RY

RI

RL

10 11 5 6 1

9

2

RL

+

VX

12

−

+

14

VO

4

MC1495 −

+

VY

8

−

3

13

7

I3

R3

R13

VO = K VX VY

K=

2RL

RX RY I3

If an operational amplifier is used for level shift, as shown

in Figure 21, the output swing (of the multiplier) is greatly

reduced. See Section 3 for further details.

GENERAL DESIGN PROCEDURE

Selection of component values is best demonstrated by the

following example. Assume resistive dividers are used at the

X and Y-inputs to limit the maximum multiplier input to ±

5.0 V [VX = VY(max)] for a ± 10 V input [VX′ = VY′(max)]

(see Figure 21). If an overall scale factor of 1/10 is desired,

then, VO =

VX′ VY′

10

=

(2VX) (2VY)

10

=

4/10

VX

VY

Therefore, K = 4/10 for the multiplier (excluding the divider

network).

Step 1. The fist step is to select current I3 and current I13.

There are no restrictions on the selection of either of these

currents except the power dissipation of the device. I3 and

I13 will normally be 1.0 mA or 2.0 mA. Further, I3 does not

have to be equal to I13, and there is normally no need to make

them different. For this example, let

I3 = I13 = 1.0 mA.

V−

Figure 20. Basic Multiplier

− 15 V

− 15 V

RX

RY

10 k 10 k

R1

R0 R0

3.0 k

3.0 k 3.0 k

10 k

VY′

4 10 11

+

10 k VY

5 67 1

2

+

3

MC1495

10 k

VX′

10 k

−10V ≤ VX ≤ +10V

−10V ≤ VY ≤ +10V

9

+

VX 3

R3

Scale

Factor

Adjust

+15 V

13

I13

I3

8

R13

12 k 12 k

5.0 k

P3

Y Offset

Adjust

P1

2.0 k

10 k

5.1 V

14

2

−

12

18 k

RL

5.0 k

Output

P4 Offset

Adjust

X Offset

Adjust

P2

2.0 k

−15 V

10 k

5.1 V

0.1 µF

7

+

MC1741C

4

6

−

5

1

20 k

RL

+15 V

0.1 µF

−VX VY

VO =

10

Figure 21. Multiplier with Operational Amplifier Level Shift

http://onsemi.com

8

Share Link: