DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

FAN8035 데이터 시트보기 (PDF) - Fairchild Semiconductor

부품명
상세내역
제조사
FAN8035
Fairchild
Fairchild Semiconductor Fairchild
FAN8035 Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
FAN8035
Electrical Characteristics
(SVCC = 5V, PVCC1 = 5V, PVCC2 = 12V, TA = 25°C, unless otherwise specified)
Parameter
Quiescent Circuit Current
Power Save On Current
Power Save On Voltage
Power Save Off Voltage
Mute12 On Voltage
Mute12 Off Voltage
Mute34 On Voltage
Mute34 Off Voltage
Mute5 On Voltage
Mute5 Off Voltage
BTL DRIVER CIRCUIT
Output Offset Voltage
Maximum Output Voltage1
Maximum Output Voltage2
Closed-loop Voltage Gain
Ripple Rejection Rationote2
Slew Ratenote2
INPUT OPAMP CIRCUIT
Input Offset Voltage1
Input Bias Current1
High Level Output Voltage1
Low Level Output Voltage1
Output Sink Current1
Output Source Current1
Common Mode Input
Range1note2
Open Loop Voltage Gain1note2
Ripple Rejection Ratio1note2
Common Mode Rejection
Ratio1note2
Slew Rate1note2
Symbol
ICC
IPSnote1
VPSON
VPSOFF
VMON12
VMOFF12
VMON34
VMOFF34
VMON5
VMOFF5
VOO
VOM1
VOM2
AVF
RR
SR
VOF1
IB1
VOH1
VOL1
ISINK1
ISOU1
Vicm1
GVO1
RR1
CMRR1
SR1
Conditions
Under no-load
Under no-load
Pin39 = Variation
Pin39 = Variation
Pin19 = Variation
Pin19 = Variation
Pin20 = Variation
Pin20 = Variation
Pin21 = Variation
Pin21 = Variation
VIN = 2.5V
RL = 10, CH1,2
RL = 18, CH3,4,5
VIN = 0.1Vrms
VIN = 0.1Vrms, f = 120Hz
Square, Vout = 4Vp-p
-
-
-
-
RL = 50
RL = 50
-
VIN = -75dB
VIN = -20dB, f = 120Hz
VIN = -20dB
Square, Vout = 3Vp-p
Min. Typ. Max. Unit
-
30
-
mA
-
-
1
mA
-
-
0.5
V
2
-
-
V
-
-
0.5
V
2
-
-
V
-
-
0.5
V
2
-
-
V
-
-
0.5
V
2
-
-
V
-100
2.5
8.5
16.8
-
1
-
3.5
10.0
18
60
2
+100
-
-
19.2
-
-
mV
V
V
dB
dB
V/µs
-10
-
+10 mV
-
-
400 nA
4.4 4.7
-
V
-
0.2 0.5
V
1
2
-
mA
1
2
-
mA
-0.3
-
4.0
V
-
80
-
dB
-
65
-
dB
-
80
-
dB
-
1.5
- V/µs
Note :
1. When the voltage at pin39 goes below 0.5V, the power save circuit makes the main bias current sources stop operating. As a
result, the whole circuits are disable. ( The whole circuits mean the driver circuit, the input Op-amp circuit, and the normal
Op-amp circuit.)
2. Guaranteed field.(No EDS/Final test)
10

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]