MIC59P60 데이터 시트보기 (PDF) - Micrel

부품명

상세내역

제조사

MIC59P60

8-Bit Serial-Input Protected Latched Driver

Micrel 

MIC59P60

CLOCK

DATA IN

STROBE

OUTPUT

ENABLE

OUTN

A

D

B

E

F

C

G

Micrel

Timing Conditions

(TA = +25°C, Logic Levels are VDD and VSS, VDD = 5V)

A. Typical Data Active Time Before Clock Pulse (Data Set-Up Time) ........................................................................... 75 ns

B. Minimum Data Active Time After Clock Pulse (Data Hold Time) .............................................................................. 75 ns

C. Minimum Data Pulse Width ..................................................................................................................................... 150 ns

D. Minimum Clock Pulse Width .................................................................................................................................... 150 ns

E. Minimum Time Between Clock Activation and Strobe ............................................................................................. 300 ns

F. Minimum Strobe Pulse Width ................................................................................................................................... 100 ns

G. Typical Time Between Strobe Activation and Output Transition ............................................................................. 500 ns

SERIAL DATA present at the input is transferred to the shift register on the logic “0” to logic “1” transition of the CLOCK input

pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL

DATA must appear at the input prior to the rising edge of the CLOCK input waveform. Holding CLEAR high results in a data

logic "0" being clocked into the shift register, turning off respective channels.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion).

The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed

(STROBE tied high) will require that the ENABLE input be high to prevent invalid output states.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting information stored in the latches

or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches. A positive OE/RESET pulse

resets the FLAG and the output after a current shutdown fault. Over-temperature faults are not latched and require no reset

pulse.

MIC59P60 Truth Table

Serial

Data

Input

H

L

X

Clear Clock

Input Input

H

Shift Register Contents

I1 I2 I3 …… I8

H R1 R2 …… R7

L R1 R2 …… R7

R1 R2 R3 …… R8

O O O …… O

X X X …… X

P1 P2 P3 …… P8

L = Low Logic Level

H = High Logic Level

X = Irrelevant

P = Present State

R = Previous State

O = Output OFF

Serial

Data

Output

R7

R7

R8

L

X

P8

Strobe

Input

L

H

Latch Contents

I1 I2 I3 ……

Output Contents

Output

I8 Enable I1 I2 I3 …… I8

R1 R2 R3 …… R8

P1 P2 P3 …… P8 L

X X X …… X H

P1 P2 P3 ……P8

H H H …… H

MIC59P60

4

August 2001

Share Link: