ML7005 데이터 시트보기 (PDF) - Oki Electric Industry

부품명

상세내역

제조사

ML7005

DTMF Transceiver

Oki Electric Industry 

¡ Semiconductor

ML7005

PIN DESCRIPTION

Pin Symbol Type

Description

1 DTRIO

O Output pin for DTMF signal receiver input amplifier.

See the figure 8 for adjusting the receive signal level. See the figure 10 when the

DTMF signal receiver is not used.

2 DTRIM

I Inverting input pin for DTMF signal receiver input amplifier.

3 DTRIP

I Non-inverting input pin for DTMF signal receiver input amplifier.

4 SG

O Output pin for signal ground.

The output voltage is half of VDD.

Connect SG and GND by a 1 µF capacitor.

This pin goes to a high impedance state when in power down mode.

5 CPAO

O Output pin for amplifier used for adjusting the transmit output level of CPT

(Call Progress Tone) signal generator. The non-inverting input of this amplifier is

internally connected to SG. See the figure 11 for adjusting the transmit signal level.

When this amplifier is not used, the CPAO pin should be shorted to the CPAI pin.

6 CPAI

I Inverting input pin for amplifier used to adjust the transmit level of the CPT signal

generator.

7 CPTGO

O Analog output pin for CPT signal generator.

The tone amplitude is approximately - 3 dBm. The transmit signal level can be

changed by using the CPAO and CPAI pins. See the figure 11 for adjusting the

transmit signal level. Control the ON/OFF of CPT transmission by using CPGC of

the control register.

8 PTYPE

I Input pin for selecting the processor mode.

This selection determines the functions of READ, CS, ALE, WR, D1 and D0 pins.

When this pin is "1", the Intel processor mode is selected. When this pin is "0", the

Motorola processor mode (MSM7524-compatible) is selected. This pin should be

fixed at "0" or "1".

9 VDD

10 PD

— Power supply pin.

I Input pin for controlling the power down mode.

When this pin is set to "1", the entire LSI enters the power down mode and each

functional operation stops. The DC level of the analog output pin becomes undefined.

The digital output pins (FXD0, CPD0) and status register indicate a non-detection

state. At that time, the control register CR and DTMF transmit register DTMFT are

cleared. ("0" is written)

The internal circuits (timer, etc. for each detector) also are reset.

After turning on the power, set this pin to "1" to reset the LSI before using this LSI.

When this pin is set to "0", the normal operation starts.

11 X1

12 X2

I X1 and X2 are connected to a 3.579545 MHz crystal.

O See "Oscillation Circuit" of the FUNCTIONAL DESCRIPTION for reference.

13 CLKO

O 3.579545 MHz clock output pin. This pin can drive one ML7005 device.

4/24

Share Link: