MT8931CC 데이터 시트보기 (PDF) - Mitel Networks
부품명
상세내역
제조사
MT8931CC Datasheet PDF : 34 Pages
| |||
MT8931C
Preliminary Information
HALF 1
C4b 2
F0b 3
F0od 4
DSTi 5
DSTo 6
XTAL2/NC 7
XTAL1/NT 8
R/W/WR 9
DS/RD 10
AS/ALE 11
CS 12
IRQ/NDA 13
VSS 14
28 VDD
27 VBias
26 LTx
25 LRx
24 STAR/Rsto
23 Rsti
22 AD7
21 AD6
20 AD5
19 AD4
18 AD3
17 AD2
16 AD1
15 AD0
28 PIN PDIP/CERDIP
F0od
DSTi
DSTo
NC
NC
NC
XTAL2/NC
XTAL1/NT
NC
R/W/WR
DS/RD
6 5 4 3 2 1 44 43 42 41 40
7
39
8
38
9
37
10
36
11
35
12
34
13
33
14
32
15
31
16
30
17
29
18 19 20 21 22 23 24 25 26 27 28
NC
STAR/Rsto
Rsti
NC
AD7
AD6
NC
AD5
AD4
AD3
NC
44 PIN PLCC
Figure 2 - Pin Connections
Pin Description
Pin #
DIP PLCC
Name
Description
12
HALF
HALF Input/Output: this is an input in NT mode and an output in TE mode identifying
which half of the S-interface frame is currently being written/read over the ST-BUS
(HALF = 0 sampled on the falling edge of C4b within the frame pulse low window,
identifies the information to be transmitted/received in the first half of the S-Bus frame
while HALF=1 identifies the information to be transmitted/received into the second half
of the S-Bus frame). Tying this pin to VSS or VDD in NT mode will allow the device to free
run. This signal can also be accessed from the ST-BUS C-channel.
23
C4b 4.096 MHz Clock: a 4.096 MHz ST-BUS Data Clock input in NT mode.
In TE mode an output 4.096 MHz clock phase-locked to the line data signal.
34
F0b Frame Pulse: an active low frame pulse input indicating the beginning of active ST-
BUS channel times in NT mode. Frame pulse output in TE mode.
47
F0od
Delayed Frame Pulse Output: an active low delayed frame pulse output indicating
the end of active ST-BUS channels for this device. Can be used to daisy chain
to other ST-BUS devices to share an ST-BUS stream.
58
DSTi
Data ST-BUS Input: a 2048 kbit/s serial PCM/data ST-BUS input with D, C, B1, and B2
channels assigned to the first four timeslots. These channels contain data to be
transmitted on the line and chip control information.
69
DSTo
Data ST-BUS Output: a 2048 kbit/s serial PCM/data ST-BUS output with D, C, B1 and
B2 channels assigned to the first four timeslots, respectively. The remaining timeslots
are placed into high impedance. These channels contain data received from the line
and chip status information.
7 13 XTAL2/IC Crystal 2/Internal Connection: in TE mode, XTAL1 and XTAL2 are to be connected to
an external 4.096 MHz parallel resonant crystal for the on-chip oscillator.
If XTAL1 is connected directly to a 4.096 MHz clock, this pin must be left unconnected.
In NT mode, this pin must be left unconnected.
8 14 XTAL1/NT Crystal 1/Network Termination Mode Select Input: for TE mode mode selection, a
4.096 MHz crystal is to be connected between the XTAL1 and XTAL2 pins, or a 4.096
MHz clock can be connected directly to XTAL1. For NT mode selection, this pin must
be tied to VDD. A pull-up resistor is needed when driven by a TTL device.
9-74
Share Link: 