DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MT9173 데이터 시트보기 (PDF) - Mitel Networks

부품명
상세내역
제조사
MT9173 Datasheet PDF : 22 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Preliminary Information
MT9173/74
In DIGITAL NETWORK (DN) mode, upon entering
the DNIC from the DV and CD ports, the B-channel
data, D-channel D0 (and D1 for 160 kbit/s), the HK
bit of the C-channel (160kbit/s only) and a SYNC bit
are combined in a serial format to be sent out on the
line by the Transmit Interface (Figures 11, 12). The
SYNC bit produces an alternating 1-0 pattern each
frame in order for the remote end to extract the frame
alignment from the line. It is possible for the remote
end to lock on to a data bit pattern which simulates
this alternating 1-0 pattern that is not the true SYNC.
To decrease the probability of this happening the
DNIC may be programmed to put the data through a
prescrambler that scrambles the data according to a
predetermined polynomial with respect to the SYNC
bit. This greatly decreases the probability that the
SYNC pattern can be reproduced by any data on the
line. In order for the echo canceller to function
correctly, a dedicated scrambler is used with a
scrambling algorithm which is different for the SLV
and MAS modes. These algorithms are calculated in
such a way as to provide orthogonality between the
near and far end data streams such that the
correlation between the two signals is very low.
For any two DNICs on a link, one must be in SLV
mode with the other in MAS mode. The scrambled
data is differentially encoded which serves to make
the data on the line polarity-independent. It is then
biphase encoded as shown in Figure 10. See “Line
Interface” section for more details on the encoding.
Before leaving the DNIC the differentially encoded
biphase data is passed through a pulse-shaping
bandpass transmit filter that filters out the high and
low frequency components and conditions the signal
for transmission on the line.
The composite transmit and receive signal is
received at LIN. On entering the DNIC this signal
passes through a Precanceller which is a summing
amplifier and lowpass filter that partially cancels the
near-end signal and provides first order antialiasing
for the received signal. Internal, partial cancellation
F0
C4
CDSTo
C0 C1 C2 C3 C4 C5 C6 C7
D0 D1 D2 D3 D4 D5 D6 D7
C0
CDSTi
C0 C1 C2 C3 C4 C5 C6 C7
D0 D1 D2 D3 D4 D5 D6 D7
C0
F0o
3.9 µsec
62.5 µsec
125 µsec
Channel Time 0
Channel Time 16
Figure 7 - CD Port (Modes 2,6)
CLD
TCK
CDi
C6
C7
C0
C1
C2
C3
C4
C5
C6
C7
C0
C1
CDo
C6
C7
C0
C1
C2
C3
C4
C5
C6
C7
C0
C1
Figure 8 - CD Port (Modes 1,5)
9-143

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]