MT91L62 데이터 시트보기 (PDF) - Mitel Networks
부품명
상세내역
제조사
MT91L62 Datasheet PDF : 17 Pages
| |||
MT91L62
Advance Information
Pin Description
VBias 1
VRef 2
PWRST 3
IC 4
A/µ 5
RXMute 6
TXMute 7
CSL0 8
CSL1 9
CSL2 10
20 AIN+
19 AIN-
18 VSS
17 AOUT +
16 AOUT -
15 VDD
14 CLOCKin
13 STB
12 Din
11 Dout
20 PIN PDIP/SOIC/SSOP
Figure 2 - Pin Connections
Pin # Name
Description
13 VBias Bias Voltage (Output). (VDD/2) volts is available at this pin for biasing external amplifiers.
Connect 0.1 µ F capacitor to VSS.
14
VRef Reference Voltage for Codec (Output). Nominally [(VDD/2)-1.1] volts. Used internally.
Connect 0.1 µ F capacitor to VSS.
15 PWRST Power-up Reset. Resets internal state of device via Schmitt Trigger input (active low).
16
IC Internal Connection. Tie externally to VSS for normal operation.
17
A/µ A/µ Law Selection. CMOS level compatable input pin governs the companding law used by the
device. A-law selected when pin tied to VDD or µ-law selected when pin tied to VSS.
18 RXMute Receive Mute. When 1, the transmit PCM is forced to negative zero code. When 0, normal
operation. CMOS level compatable input.
19 TXMute Transmit Mute. When 1, the transmit PCM is forced to negative zero code. When 0, normal
operation. CMOS level compatable input.
20 CSL0 Clock Speed Select. These pins are used to program the speed of the SSI mode as well as the
21 CSL1 conversion rate between the externally supplied MCL clock and the 512 KHz clock required by a
22 CSL2 filter/codec. Refer to Table 2 for details. CMOS level compatable input.
23
Dout Data Output. A tri-state digital output for 8-bit wide channel data being sent to the Layer 1
device. Data is shifted out via the pin concurrent with the rising edge of BCL during the timeslot
defined by STB.
24
Din Data Input. A digital input for 8-bit wide data from the layer 1 device. Data is sampled on the
falling edge of BCL during the timeslot defined by STB. CMOS level compatable input.
13 STB Data Strobe. This input determines the 8-bit timeslot used by the device for both transmit and
receive data. This active high signal has a repetition rate of 8 kHz. CMOS level compatable
input.
14 CLOCKin Clock (Input). The clock provided to this input pin is used by the internal device functions.
Connect bit clock to this pin when it is 512 kHz or greater. Connect a 4096 kHz clock to this pin
when the bit clock is 128 kHz or 256 kHz. CMOS level compatable input.
15
VDD Positive Power Supply. Nominally 3 volts.
16 AOUT- Inverting Analog Output. (balanced).
17 AOUT+ Non-Inverting Analog Output. (balanced).
18
VSS Ground. Nominally 0 volts.
19 Ain- Inverting Analog Input. No external anti-aliasing is required.
20 Ain+ Non-Inverting Analog Input. Non-inverting input. No external anti-aliasing is required.
7-174
Share Link: 