MT9162AN1 데이터 시트보기 (PDF) - Zarlink Semiconductor Inc
부품명
상세내역
제조사
MT9162AN1 Datasheet PDF : 22 Pages
| |||
MT9162
Data Sheet
For asynchronous operation Dout and Din are as defined for synchronous operation except that the allowed output
jitter on Dout is larger. This is due to the resynchronization circuitry activity and will not affect operation since the bit
cell period at 128 kb/s and 256 kb/s is relatively large. There is a one frame delay through the PCM serial circuit for
asynchronous operation. Refer to the specifications of Figures 5 & 6 for both synchronous and asynchronous SSI
timing.
PWRST
While the MT9162 is held in PWRST no device control or functionality is possible.
Applications
Figure 4 shows the MT9162 in a line card application.
0.1 µF
VBias
1 µF
( ) Typical External Gain
AV= 5-10
Input from Subscriber
Line Interface
0.1 µF
1
20
+5V
100k
2
19
3
18
100k
1k
100k
1k
A/µ
RxMUTE
TxMUTE
4
17
5 MT9162 16
6
15
+5V
7
14
100k
8
13
1k
9
12
100k CS0
10
11
1k
100k CS1
Out to Subscriber Line
Interface
1k
100k CS2
1k
DC to DC
+5V
Converter
Din
From Digital
Phone
Twisted Pair
Lin
MT8972 Dout
ZT
DNIC
Frame Pulse
Lout
Clock
Figure 4 - Line Card Application
6
Zarlink Semiconductor Inc.
Share Link: 