MT90826AL 데이터 시트보기 (PDF) - Zarlink Semiconductor Inc
부품명
상세내역
제조사
MT90826AL Datasheet PDF : 46 Pages
| |||
MT90826
Data Sheet
Changes Summary
The following table captures the changes from the April 2005 issue.
Page
26
30
37
37
38
38
39
Item
Figure 6 “Examples for Input Offset
Delay Timing”
Section 9.0 Initialization of the
MT90826
AC Electrical Characteristics - Serial
Streams for ST-BUS.
Figure 8 “ST-BUS Timing for Stream
rate of 16.384 Mbps”
Figure 9 “ST-BUS Timing for Stream
rate of 8.192 Mbps when CLK =
16.384 MHz”
Figure 10 “ST-BUS Timing for Stream
rate of 4.096 Mbps when CLK =
16.384 MHz”
Figure 12 “ST-BUS Timing for Stream
rate of 2.048 Mbps when CLK =
16.384 MHz”
Change
Clarified the mid-point sampling of the 16Mbps input
data.
Added the 600 µs waiting time needed for the APLL
module to be stabilized before starting the next
microprocessor port access cycle.
Clarified the 16, 8, 4 and 2 Mbps Input Data Sampling
timing.
Clarified the input data sampling position at 16 Mbps
data rate.
Added the input data sampling position at 8 Mbps data
rate.
Added the input data sampling position at 4 Mbps data
rate.
Added the input data sampling position at 2 Mbps data
rate.
6
Zarlink Semiconductor Inc.
Share Link: 