NCL30083(2013_02) 데이터 시트보기 (PDF) - ON Semiconductor

부품명

상세내역

제조사

NCL30083
(Rev.:2013_02)

Dimmable Quasi-Resonant Primary Side Current-Mode Controller for LED Lighting with Thermal Fold-back

ON Semiconductor 

NCL30083

Table 3. ELECTRICAL CHARACTERISTICS (Unless otherwise noted: For typical values TJ = 25°C, VCC = 12 V;

For min/max values TJ = −40°C to +125°C, Max TJ = 150°C, VCC = 12 V)

Description

Test Condition

Symbol

Min Typ

VALLEY SELECTION

Valley thresholds

1st to 2nd valley transition at LL and 2nd to 3rd valley HL

2nd to 1st valley transition at LL and 3rd to 2nd valley HL

2nd to 4th valley transition at LL and 3rd to 5th valley HL

4th to 2nd valley transition at LL and 5th to 3rd valley HL

4th to 7th valley transition at LL and 5th to 8th valley HL

7th to 4th valley transition at LL and 8th to 5th valley HL

7th to 11th valley transition at LL and 8th to 12th valley HL

11th to 7th valley transition at LL and 12th to 8th valley HL

11th to 13th valley transition at LL and 12th to 15th valley HL

13th to 11th valley transition at LL and 15th to 12th valley HL

SOFT−STAT PIN

VREF decreases

VREF increases

VREF decreases

VREF increases

VREF decreases

VREF increases

VREF decreases

VREF increases

VREF decreases

VREF increases

VVLY1−2/2−3

VVLY2−1/3−2

VVLY2−4/3−5

VVLY4−2/5−3

VVLY4−7/5−8

VVLY7−4/8−5

VVLY7−11/8−12

VVLY11−7/12−8

VVLY11−13/12−15

VVLY13−11/15−12

177.5

185.0

117.5

125.0

–

–

–

–

–

–

187.5

195.0

125.0

132.5

75.0

82.5

37.5

50.0

15.0

20.0

SS pin voltage for zero output current (enable)

SS pin voltage for 100% of output current

Clamping voltage for SS pin

Soft−start current source

Pre−charge current source

THERMAL FOLD−BACK AND OVP

VSST < VSST(EN)

VSST(EN)

VSST100

VSST(CLP)

ISST

ISST(pre)

0.66 0.7

2.25 2.45

–

7.8

8.5

10

–

100

SD pin voltage at which thermal fold−back starts

SD pin voltage at which thermal fold−back stops

(Iout = 50% Iout(nom))

Reference current for direct connection of an NTC (Note 5)

Fault detection level for OTP (Note 5)

SD pin level at which controller re−start switching after OTP

detection

VSD decreasing

VSD increasing

VTF(start)

VTF(stop)

IOTP(REF)

VOTP(off)

VOTP(on)

0.9

1

0.64 0.68

80

85

0.47 0.5

0.64 0.68

Timer duration after which the controller is allowed to start

pulsing (Note 5)

tOTP(start)

180

–

Clamped voltage (SD pin left open)

Clamp series resistor

SD pin detection level for OVP

Delay before OVP or OTP confirmation (OVP and OTP)

THERMAL SHUTDOWN

SD pin open

VSD increasing

VSD(clamp)

RSD(clamp)

VOVP

TSD(delay)

1.13 1.35

–

1.6

2.35 2.5

15

30

Thermal Shutdown (Note 4)

Thermal Shutdown Hysteresis (Note 4)

BROWN−OUT

Device switching

(FSW around 65 kHz)

TSHDN

130 155

TSHDN(HYS)

–

55

Brown−Out ON level (IC start pulsing)

Brown−Out OFF level (IC shuts down)

BO comparators delay

Brown−Out blanking time

Brown−out pin bias current

4. Guaranteed by design

5. OTP triggers when RNTC = 4.7 kW

VSD increasing

VSD decreasing

VBO(on)

VBO(off)

tBO(delay)

tBO(blank)

IBO(bias)

0.90

1

0.85 0.9

–

30

35

50

−250 –

Max

197.5

205.0

132.5

140.0

–

–

–

–

–

–

0.74

2.65

–

11.5

–

1.2

0.72

90

0.53

0.72

300

1.57

–

2.65

45

170

–

1.10

0.95

–

65

250

Unit

mV

V

V

V

mA

mA

V

V

mA

V

V

ms

V

kW

V

ms

°C

°C

V

V

ms

ms

nA

http://onsemi.com

7

Share Link: