NCP1207A 데이터 시트보기 (PDF) - ON Semiconductor

부품명

상세내역

제조사

NCP1207A

PWM Current-Mode Controller for Free Running Quasi-Resonant Operation

ON Semiconductor 

NCP1207A, NCP1207B

The DSS behavior actually depends on the internal IC

consumption and the MOSFET's gate charge Qg. If we

select a MOSFET like the MTP2N60E, Qg equals 22ĂnC

(max). With a maximum switching frequency selected at

75ĂkHz, the average power necessary to drive the MOSFET

(excluding the driver efficiency and neglecting various

voltage drops) is:

Fsw ⋅ Qg ⋅ VCC with:

ąFsw = maximum switching frequency

ąQg = MOSFET's gate charge

ąVCC = VGS level applied to the gate

To obtain the output current, simply divide this result by

VCC: Idriver = FSW ⋅ Qg = 1.6 mA. The total standby power

consumption at no-load will therefore heavily rely on the

internal IC consumption plus the above driving current

(altered by the driver's efficiency). Suppose that the IC is

supplied from a 350 VDC line. The current flowing through

pin 8 is a direct image of the NCP1207A/B consumption

(neglecting the switching losses of the HV current source).

If ICC2 equals 2.3 mA @ TJ = 60°C, then the power

dissipated (lost) by the IC is simply: 350 V x 2.3 mA =

805ĂmW. For design and reliability reasons, it would be

interested to reduce this source of wasted power that

increase the die temperature. This can be achieved by using

different methods:

1. Use a MOSFET with lower gate charge Qg.

2. Connect pin 8 through a diode (1N4007 typically) to

one of the mains input. The average value on pin 8

becomes

VmainsPEAK

p

@

2.

Our

power

contribution

example drops to: 223 V x 2.3 mA = 512ĂmW. If a

resistor is installed between the mains and the diode,

you further force the dissipation to migrate from the

package to the resistor. The resistor value should

account for low-line startups.

HV

MAINS

1

2

Cbulk

1N4007

5

1

86

2

7

3

6

4

5

Figure 13. A simple diode naturally reduces the

average voltage on Pin 8

When using Figure 13 option, it is important to check

the absence of any negative ringing that could occur

on pin 8. The resistor in series should help to damp

any parasitic LC network that would ring when

suddenly applying the power to the IC. Also, since

the power disappears during 10Ăms (half-wave

rectification), CVCC should be calculated to supply

the IC during these holes in the supply

3. Permanently force the VCC level above VCCH with

an auxiliary winding. It will automatically

disconnect the internal startup source and the IC will

be fully self-supplied from this winding. Again, the

total power drawn from the mains will significantly

decrease. Make sure the auxiliary voltage never

exceeds the 16 V limit.

Skipping Cycle Mode

The NCP1207A/B automatically skips switching cycles

when the output power demand drops below a given level.

This is accomplished by monitoring the FB pin. In normal

operation, Pin 2 imposes a peak current accordingly to the

load value. If the load demand decreases, the internal loop

asks for less peak current. When this setpoint reaches a

determined level, the IC prevents the current from

decreasing further down and starts to blank the output

pulses: the IC enters the so-called skip cycle mode, also

named controlled burst operation. The power transfer now

depends upon the width of the pulse bunches (Figure 14) and

follows the following formula:

1

2

@

Lp

@

Ip2

@

Fsw

@

Dburst

with:

ąLp = primary inductance

ąFsw = switching frequency within the burst

ąIp = peak current at which skip cycle occurs

ąDburst = burst width / burst recurrence

300

MAX PEAK

CURRENT

200

100

NORMAL CURRENT

MODE OPERATION

SKIP CYCLE

CURRENT LIMIT

0

WIDTH

RECURRENCE

Figure 14. The skip cycle takes place at low peak

currents which guaranties noise free operation

http://onsemi.com

8

Share Link: