SPT7863 데이터 시트보기 (PDF) - Signal Processing Technologies
부품명
상세내역
제조사
SPT7863 Datasheet PDF : 9 Pages
| |||
Figure 2 - Ladder Force/Sense Circuit
1 AGND
+
-
2 VRHF
3 VRHS
4 N/C
5 VRLS
-
+
6 VRLF
7 VIN
All capacitors are 0.01 µF
Figure 3 - Simplified Reference Ladder Drive Circuit
Without Force/Sense Circuit
+4.0 V
External
Reference
VRHS
(+3.91 V)
90 mV R/2
R
R
VRLS
(0.075 V)
VRLF (AGND)
0.0 V
R
R
R
R
75 mV R/2
R=30 Ω (typ)
All capacitors are 0.01 µF
In cases where wider variations in offset and gain can be
tolerated, VRef can be tied directly to VRHF and AGND can be
tied directly to VRLF as shown in figure 3. Decouple force and
sense lines to AGND with a .01 µF capacitor (chip cap
preferred) to minimize high-frequency noise injection. If this
simplified configuration is used, the following considerations
should be taken into account:
The drive requirements for the analog inputs are very minimal
when compared to most other converters due to the SPT7863's
extremely low input capacitance of only 5 pF and very high
input resistance in excess of 50 kΩ.
The analog input should be protected through a series
resistor and diode clamping circuit as shown in figure 4.
The reference ladder circuit shown in figure 3 is a simplified
representation of the actual reference ladder with force and
sense taps shown. Due to the actual internal structure of the
ladder, the voltage drop from VRHF to VRHS is not equivalent
to the voltage drop from VRLF to VRLS.
Typically, the top side voltage drop for VRHF to VRHS will
equal:
VRHF - VRHS = 2.25 % of (VRHF - VRLF) (typical),
and the bottom side voltage drop for VRLS to VRLF will equal:
VRLS - VRLF = 1.9 % of (VRHF - VRLF) (typical).
Figure 3 shows an example of expected voltage drops for a
specific case. Vref of 4.0 V is applied to VRHF and VRLF is tied
to AGND. A 90 mV drop is seen at VRHS (= 3.91 V) and a
75 mV increase is seen at VRLS (= 0.075 V).
ANALOG INPUT
VIN is the analog input. The input voltage range is from VRLS
to VRHS (typically 4.0 V) and will scale proportionally with
respect to the voltage reference. (See voltage reference
section.)
CALIBRATION
The SPT7863 uses an auto calibration scheme to en-
sure 10-bit accuracy over time and temperature. Gain and
offset errors are continually adjusted to 10-bit accuracy
during device operation. This process is completely trans-
parent to the user.
Upon power-up, the SPT7863 begins its calibration algo-
rithm. In order to achieve the calibration accuracy required,
the offset and gain adjustment step size is a fraction of a 10-
bit LSB. Since the calibration algorithm is an oversampling
process, a minimum of 10,000 clock cycles are required.
This results in a minimum calibration time upon power-up
of 250 µsec (for a 40 MHz clock). Once calibrated, the
SPT7863 remains calibrated over time and temperature.
Since the calibration cycles are initiated on the rising edge of
the clock, the clock must be continuously applied for the
SPT7863 to remain in calibration.
INPUT PROTECTION
All I/O pads are protected with an on-chip protection circuit
shown in figure 5. This circuit provides ESD robustness to
3.5 kV and prevents latch-up under severe discharge condi-
tions without degrading analog transition times.
SPT
6
SPT7863
4/30/98
Share Link: 