OX16PCI952-TQFP-A 데이터 시트보기 (PDF) - Unspecified

부품명

상세내역

제조사

OX16PCI952-TQFP-A

Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface

Unspecified 

OXFORD SEMICONDUCTOR LTD.

OX16PCI952

Pins

Serial port pins (Contd)

91

Dir1

XI

Name

XTLI

90

XO XTLO

Description

Crystal oscillator input or external clock pin, for the UART

channels. Crystal oscillator frequency maximum 40MHz.

Maximum frequency 60MHz, via external clock source.

Crystal oscillator output

Pins

Parallel port

87

87

86

85

85

81

81

84

83

80

80

79

79

78

78

68, 69, 70, 71,

72, 73, 74, 75

66

Dir1

I

I

I

I

I

OD 2

O

I

I

OD 2

O

OD 2

O

OD 2

O

I/O 2

O

Name

ACK#

INTR#

PE

BUSY

WAIT#

SLIN#

ADDRSTB#

SLCT

ERR#

INIT#

INIT#

AFD#

DATASTB#

STB#

WRITE#

PD[7:0]

LOCAL_TRANS_EN

Description

Acknowledge Signal in SPP mode. ACK# is asserted (low)

by the peripheral to indicate that a successful data transfer

has taken place.

INTR# pin in EPP mode. Function identical to ACK#.

Paper Emp ty.

Activated by printer when it runs out of paper.

Busy Signal in SPP mode. BUSY is asserted (high) by the

peripheral when it is not ready to accept data

Wait signal in EPP mode.

Handshake signal for interlocked IEEE 1284 compliant EPP

cycles.

Select signal in SPP mode. Asserted by host to select the

peripheral.

Address strobe in EPP mode. Provides address read and

write strobe.

Peripheral selected.

Asserted by peripheral when selected.

Error.

Held low by the peripheral during an error condition.

Initialize signal in SPP mode. Commands the peripheral to

initialize.

Initialize signal in EPP mode. Function identical to SPP.

Auto Feed signal in SPP mode.

Data strobe signal in EPP mode. Provides data read and

write strobe.

Strobe signal in SPP mode. Used by the peripheral to latch

data currently available on the PD[7:0] lines.

Write signal in EPP mode. Indicates a write cycle when low

and a read cycle when high.

Parallel port bi-directional data bus

Parallel Port Data Output Enable.

This pin can be used by external transceivers. It is high when

PD[7:0] are in output mode, and low when they are in input

mode.

DataSheet Revision 1.1

Page 10

Share Link: