P5CD016UE 데이터 시트보기 (PDF) - NXP Semiconductors.
부품명
상세내역
제조사
P5CD016UE Datasheet PDF : 20 Pages
| |||
NXP Semiconductors
P5CD016/021/041/051 and P5Cx081
Secure dual interface and contact PKI smart card controller
Typical EEPROM page erasing time: 1.7 ms
Typical EEPROM page programming time: 1.0 ms
Power-saving Idle mode
Wake-up from Idle mode by RESET or any activated interrupt
Contact configuration and serial interface in accordance with ISO/IEC 7816
Power-saving Sleep (power-down) mode or Clockstop mode
ISO/IEC 7816 UART supporting standard protocols T=0 and T=1 as well as high
speed personalization up to 1 Mbit/s
External or internally generated configurable CPU clock
1 MHz to 10 MHz operating external clock frequency range
Internal CPU clock up to 62 MHz with synchronous operation
Internal clocking independent of externally applied frequency
High speed 16-bit CRC engine in accordance with ITU-T polynomial definition
Low power Random Number Generator (RNG) in hardware, AIS-31 compliant
1.62 V to 5.5 V extended operating voltage range for class C, B and A
Optional extended Class B operation mode (2.2 V to 5.5 V targeted for battery
supplied applications)
−25 °C to +85 °C ambient temperature
Broad spectrum of delivery types:
Wafers
Modules
Packages
Inlays
2.2 Product specific family features
P5CC081
ISO/IEC 7816 contact interface
Two additional I/O ports: IO2 and IO3 for full-duplex serial data communication
P5CD016, P5CD021, P5CD041, P5CD051 and P5CD081
CIU fully compatible with ISO/IEC 14443A:
- 13.56 MHz operating frequency
- fully supports the T=CL protocol in accordance with ISO/IEC 14443-4
- factory configurable for higher input capacitance to match smaller loop antennas
- supported data transfer rates: 106 kbit/s, 212 kbit/s, 424 kbit/s and 848 kbit/s
- MIFARE reader infrastructure compatibility via optional MIFARE 1 K or 4 K
implementation including built-in anticollision support
Two additional I/O ports: IO2 and IO3 for full-duplex serial data communication
P5CN081
S2C interface
One additional I/O port: IO2 for optional proprietary use
P5CD016_021_041_51_Cx081_FAM_SDS
Product short data sheet
PUBLIC
All information provided in this document is subject to legal disclaimers.
Rev. 3.2 — 14 March 2011
150332
© NXP B.V. 2011. All rights reserved.
7 of 20
Share Link: 