ST24C08B5TR(2002) 데이터 시트보기 (PDF) - STMicroelectronics

부품명

상세내역

제조사

ST24C08B5TR
(Rev.:2002)

8 Kbit Serial I2C Bus EEPROM with User-Defined Block Write Protection

STMicroelectronics 

ST24/25C08, ST24/25W08

Figure 6. I2C Bus Protocol

SCL

SDA

START

CONDITION

SDA

SDA

INPUT CHANGE

STOP

CONDITION

SCL

SDA

1

2

3

MSB

START

CONDITION

SCL

SDA

1

2

3

MSB

7

8

9

ACK

7

8

9

ACK

STOP

CONDITION

AI00792

Multibyte Write. For the Multibyte Write mode, the

MODE pin must be at VIH. The Multibyte Write

mode can be started from any address in the

memory. The master sends from one up to 8 bytes

of data, which are each acknowledged by the mem-

ory. The transfer is terminated by the master gen-

erating a STOP condition. The duration of the write

cycle is tW = 10ms maximum except when bytes

are accessed on 2 rows (that is have different

values for the 5 most significant address bits A7-

A3), the programming time is then doubled to a

maximum of 20ms. Writing more than 8 bytes in the

Multibyte Write mode may modify data bytes in an

adjacent row (one row is 16 bytes long). However,

the Multibyte Write can properly write up to 16

consecutive bytes only if the first address of these

16 bytes is the first address of the row, the 15

following bytes being written in the 15 following

bytes of this same row.

Page Write. For the Page Write mode the MODE

pin must be at VIL. The Page Write mode allows up

to 16 bytes to be written in a single write cycle,

provided that they are all located in the same ’row’

in the memory: that is the 4 most significant mem-

ory address bits (A7-A4) are the same inside one

block. The master sends from one up to 16 bytes

8/16

Share Link: