PI6C105 데이터 시트보기 (PDF) - Pericom Semiconductor

부품명

상세내역

제조사

PI6C105

Precision Clock Synthesizer for Mobile PCs

Pericom Semiconductor 

PI6C105

111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888P999000r111e222c333444is555666i777o888n999000111C222111l222o333c444555k666777S888999y000111n222t333h444555e666777s888i999z000e111r222333f444555o666r777888M999000111o222111b222i333l444e555666P777888C999000111s222

CPU_STOP#, which is an input signal used to turn off the CPU

clocks for low power operation, is asserted asynchronously by the

external clock control logic with the rising edge of the free running

PCI clock and is internally synchronized to the external PCICLK_F

output. All other clocks continue to run while the CPU clocks are

disabled. The CPU clocks are always stopped in a low state and

started guaranteeing that the high pulse width is a full pulse. CPU

clock on latency is 2 or 3 CPU clocks while the CPU clock off

latency is 2 or 3 CPU clocks.

CPUCLK

(Internal)

CPUCLK

(Internal)

PCICLK_F

(Free-running)

CPU_STOP#

PCI_STOP#

PWR_DWN#

CPUCLK

(External)

Notes:

CPU_STOP# Timing Diagram

1. All timing is referenced to the CPUCLK.

2. The Internal label means inside the chip and is a reference only. This in fact may not be the way that the

control is designed.

3 CPU_STOP# is an input signal that must be made synchronous to the free running PCI_F.

4. ON/OFF latency shown in the diagram is 2 CPU clocks.

5. All other clocks continue to run undisturbed.

6. PWR_DWN# PCI_STOP# are shown in a high state.

7. Diagrams shown with respect to 66 MHz. Similar operation as CPU = 100 MHz.

PCI_STOP# is an input signal used to turn off the PCI clocks for low power operation. PCI clocks are stopped in the low state and started

with a guaranteed full high pulse width. There is ONLY one rising edge of external PCICLK after the clock control logic.

CPUCLK

(Internal)

PCICLK

(Internal)

PCICLK_F

(Free-running)

CPU_STOP#

PCI_STOP#

PWR_DWN#

PCICLK

(External)

Notes:

PCI_STOP# Timing Diagram

1. All timing is referenced to the CPUCLK.

2. PCI_STOP# signal is an input signal which must be made synchronous to PCI_F output.

3 Internal means inside the chip.

4. All other clocks continiue to run undisturbed.

5. PWR_DWN# CPU_STOP# are shown in a high state.

6. Diagrams shown with respect to 66 MHz. Similar operation as CPU = 100 MHz.

254

PS8316 03/15/99

Share Link: