DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

EVRDA012M4-HD 데이터 시트보기 (PDF) - Unspecified

부품명
상세내역
제조사
EVRDA012M4-HD
ETC
Unspecified ETC
EVRDA012M4-HD Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
RDA012M4 DATASHEET
DS_0012PB1-2805
Theory of Operation
For best dynamic and static performance, the
DAC employs 6-bit segmentation. The 3.3V
NMOS compatible 12-bit digital data inputs are
latched by a master-slave flip-flop immediately
after the input buffer to reduce the data skew.
The four-channel data are combined together by
the 48:12 MUX and latched again. The 6 MSB
data bits are decoded into thermometer code by
a two-stage decoding block, and the 6 LSB data
bits are transported through the delay equalizer
block. The digital data are synchronized again
by a second master slave flip-flop to reduce the
switching glitch. The decoded 6 MSB data drive
63 identical current switches, and the 6 LSB
data drive 6 current switches. The output nodes
from the LSB current switches are connected to
the analog output through an R-2R ladder to
generate the binary output.
The DAC output full-scale voltage follows the
relationship VFS = 0.3xVREF. An internal
reference circuit with approximately -10dB
supply rejection is integrated on chip for
application convenience. The reference pin is
provided for monitoring and for bypass
purposes. To band-limit the noise on the
reference voltage, the reference pin should be
bypassed to the GNDA node with capacitance >
100pF. The VREF pin can also be used to
override the internal reference with an accurate,
temperature-compensated external voltage
reference.
The timing diagram is shown in figure 3. The
1.3GHz external clock (HCLKI) is divided by 2
and 4 resulting in the MUX internal selection
signals S0 and S1. A low-speed clock (LCLKO)
is provided to drive the external digital. The
four-channel data input are latched with an
internal clock that is synchronized with the
LCLKO. Controlled by S0 and S1, input data are
fed to the 1.3GS/s DAC in the order shown.
Figure 4 - Input Timing Diagram.
Rockwell Scientific reserves the right to make changes to its product specifications at any time without notice.
The information furnished herein is believed to be accurate; however, no responsibility is assumed for its use.
Page 7 of 12

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]