DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

RF2196PCBA-41X 데이터 시트보기 (PDF) - RF Micro Devices

부품명
상세내역
제조사
RF2196PCBA-41X
RFMD
RF Micro Devices RFMD
RF2196PCBA-41X Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
RF2196
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Pkg
Base
Function
GND
VREG1
MODE
VREG2
GND
NC
RF OUT
RF OUT
GND
VCC
VCC1
VCC1
NC
NC
NC
RF IN
GND
Description
Interface Schematic
This pin is internally grounded to the die flag.
Power Down control for first stage. Regulated voltage supply for amplifier
bias. In Power Down mode, both VREG and VMODE need to be LOW (<0.5V).
For nominal operation (High Gain Mode), VMODE is set LOW. When set
HIGH, the driver and final are dynamically scaled to reduce the device size
and as a result to reduce idle current.
Power Down control for the second stage. Regulated voltage supply for
amplifier bias. In Power Down mode, both VREG and VMODE need to be LOW
(< 0.5 V).
Connect to ground plane via 15nH inductor. DC return for the second stage
bias circuit.
This pin has no internal bonding; therefore, this pin can be connected to
output pin 7, connected to the ground plane, or not connected. Slight tun-
ing of the output match may be required due to stray capacitance of the
pin.
RF output and power supply for final stage. This is the unmatched collector
output of the second stage. A DC block is required following the matching
components. The biasing may be provided via a parallel L-C set for reso-
nance at the operating frequency of 1710MHz to 1910MHz. It is important
to select an inductor with very low DC resistance with a 1A current rating.
Alternatively, shunt microstrip techniques are also applicable and provide
very low DC resistance. Low frequency bypassing is required for stability.
Same as pin 7.
RF OUT
From Bias
Network
See pin 7.
This pin is internally grounded to the die flag.
Supply for bias reference and control circuits. High frequency bypassing
may be necessary.
Power supply for first stage and interstage match. Pins 11 and 12 should
be connected by a common trace where the pins contact the printed circuit
board.
Same as pin 11.
It is recommended that these pins be connected to the ground plane for
improved isolation between RF IN (pin 16) and the VCC1 pins (pins 11 and
12).
It is recommended that these pins be connected to the ground plane for
improved isolation between RF IN (pin 16) and the VCC1 pins (pins 11 and
12).
It is recommended that these pins be connected to the ground plane for
improved isolation between RF IN (pin 16) and the VCC1 pins (pins 11 and
12).
RF input. An external 15pF series capacitor is required as a DC block. In
VCC1
addition, the matching circuit shown is required to improve input VSWR.
15 pF
TL
RF IN
3.6 pF
GND1
From
Bias
Stages
Ground connection. The backside of the package should be soldered to a
top side ground pad which is connected to the ground plane with multiple
vias. The pad should have a short thermal path to the ground plane.
4 of 12
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.
Rev A3 DS070730

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]