RS5C316 데이터 시트보기 (PDF) - RICOH Co.,Ltd.
부품명
상세내역
제조사
RS5C316 Datasheet PDF : 38 Pages
| |||
RS5C316A/B
PIN DESCRIPTIONS
Pin No. Symbol
Name
Description
The CE pin is used to interface the CPU and is accessible when held at the high
level. This pin is connected to a pull-down resistor. It should be switched to the
low level or opened when not accessed or when powering off the system. Holding
1
CE Chip enable input
the CE pin high for more than 2.5 seconds forces 1Hz interrupt pulses to be output
from the INTR pin for oscillation frequency measurement. (No “1Hz pulse” is out-
put for less than 1.5 seconds.)
SCLK
(A type)
2
Shift clock input
SCLK
(B type)
This pin is used to input shift clock pulses to synchronize data input to, and output
from, the SIO pin. SCLK and SCLK are for writing data at falling and rising edge of
clock pulses respectively and also reading data at rising and falling edge of clock
pulses respectively.
The SIO pin inputs and outputs written or read data in synchronization with shift
clock pulses from the SCLK/SCLK pin. The SIO pin causes high impedance when
3
SIO Serial input/output CE pin is held at the low level (CMOS input/output). After the CE pin is switched
to the high level and the control bits and the address bits are input from the SIO,
the SIO pin performs serial input and output operations.
The INTR pin outputs periodic interrupt pulses and alarm interrupt to the CPU.
5 INTR Interrupt output This pin functions as an Nch open drain output even when the CE pin is held at the
low level.
7 OSCIN Oscillator circuit
6 OSCOUT input/output
These pins configure an oscillator circuit by connecting a 32.768kHz crystal oscilla-
tor between the OSCIN and OSCOUT pins and by connecting a capacitor between
the OSCIN and Vss pins. (Any other oscillator circuit components are built into
the RS5C316A/B.)
8 VDD Positive/Negative The VDD pin and VSS pin are connected to the positive power supply and to the
4
VSS power supply input ground level respectively.
3
Share Link: 