RT8801
Preliminary
VID4 (Pin 27), VID3 (Pin 28), VID2 (Pin 29), VID1 (Pin 30), VID0 (Pin 31), VID125 (Pin 32)
DAC voltage identification; Input; The VID0~4 is implemented for VRM9.0 (5-bits) DAC identification; The VID0~4,
VID125 is implemented for VRM10.X (6-bits) DAC identification. The pins are internally pulled to 1.2V (pull high 50μA)
if left open.
GND [Exposed Pad (33)]
The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
Function Block Diagram
www.richtek.com
6
All brandname or trademark belong to their owner respectively
DS8801-04 August 2007