DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

XWM8190CDW/V 데이터 시트보기 (PDF) - Wolfson Microelectronics plc

부품명
상세내역
제조사
XWM8190CDW/V
Wolfson
Wolfson Microelectronics plc Wolfson
XWM8190CDW/V Datasheet PDF : 25 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
WM8190
Advanced Information
ELECTRICAL CHARACTERISTICS
Test Conditions
AVDD = DVDD1 = DVDD2 = 4.75 to 5.25V, AGND = DGND = 0V, TA = 0 to 70°C, MCLK = 12MHz unless otherwise stated.
PARAMETER
SYMBOL
TEST
CONDITIONS
MIN
TYP
MAX
Overall System Specification (including 14-bit ADC, PGA, Offset and CDS functions)
NO MISSING CODES GUARANTEED
Full-scale input voltage range
Max Gain
0.4
(see Note 1)
Min Gain
4.08
Input signal limits (see Note 2)
VIN
0
AVDD
Full-scale transition error
Gain = 0dB;
20
PGA[7:0] = 4B(hex)
Zero-scale transition error
Gain = 0dB;
20
PGA[7:0] = 4B(hex)
Differential non-linearity
DNL
0.65
Integral non-linearity
INL
4
Channel to channel gain matching
1
References
Upper reference voltage
VRT
2.85
Lower reference voltage
VRB
1.35
Input return bias voltage
VRX
0.65
Diff. reference voltage (VRT-VRB)
VRTB
1.5
Output resistance VRT, VRB, VRX
1
VRLC/Reset-Level Clamp (RLC)
RLC switching impedance
50
VRLC short-circuit current
5
VRLC output resistance
2
VRLC Hi-Z leakage current
VRLC = 0 to AVDD
1
RLCDAC resolution
4
RLCDAC step size, RLCDAC = 0
RLCDAC step size, RLCDAC = 1
RLCDAC output voltage at
code 0(hex), RLCDACRNG = 0
VRLCSTEP
VRLCSTEP
VRLCBOT
0.24
0.16
0.40
RLCDAC output voltage at
code 0(hex), RLCDACRNG = 1
VRLCBOT
0.25
RLCDAC output voltage at
code F(hex) RLCDACRNG, = 0
VRLCTOP
4.20
RLCDAC output voltage at
code F(hex), RLCDACRNG = 1
VRLCTOP
2.85
VRLC deviation
-50
+50
Offset DAC, Monotonicity Guaranteed
Resolution
8
Differential non-linearity
DNL
0.1
0.5
Integral non-linearity
INL
0.25
1
Step size
2.04
Output voltage
Code 00(hex)
-260
Code FF(hex)
+260
Notes: 1. Full-scale input voltage denotes the maximum amplitude of the input signal at the specified gain.
2. Input signal limits are the limits within which the full-scale input voltage signal must lie.
UNIT
Vp-p
Vp-p
V
mV
mV
LSB
LSB
%
V
V
V
V
mA
µA
bits
V/step
V/step
V
V
V
V
mV
bits
LSB
LSB
mV/step
mV
mV
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]