SST34HF1641J 데이터 시트보기 (PDF) - Silicon Storage Technology
부품명
상세내역
제조사
SST34HF1641J Datasheet PDF : 37 Pages
| |||
16 Mbit Concurrent SuperFlash + 4/8 Mbit PSRAM ComboMemory
SST34HF1641J / SST34HF1681J
Data Sheet
TABLE 3: Pin Description
Symbol Pin Name
AMS1 to A0 Address Inputs
DQ14-DQ0 Data Inputs/Outputs
Functions
To provide flash address, A19-A0.
To provide PSRAM address, AMS-A0
To output data during Read cycles and receive input data during Write cycles.
Data is internally latched during a flash Erase/Program cycle. The outputs are in
tri-state when OE# is high or BES1# is high or BES2 is low and BEF# is high.
DQ15/A-1
BEF#
Data Input/Output
and LBS Address
Flash Memory Bank Enable
DQ15 is used as data I/O pin when in x16 mode (CIOF = “1”)
A-1 is used as the LBS address pin when in x8 mode (CIOF = “0”)
To activate the Flash memory bank when BEF# is low
BES1# PSRAM Memory Bank Enable To activate the PSRAM memory bank when BES1# is low
BES2
OEF#2
OES#2
WEF#2
WES#2
PSRAM Memory Bank Enable
Output Enable
Output Enable
Write Enable
Write Enable
To activate the PSRAM memory bank when BES2 is high
To gate the data output buffers for Flash2 only
To gate the data output buffers for PSRAM2 only
To control the Write operations for Flash2 only
To control the Write operations for PSRAM2 only
OE#
Output Enable
To gate the data output buffers
WE#
CIOF3
Write Enable
Byte Selection for Flash
To control the Write operations
When low, select Byte mode. When high, select Word mode.
UBS#
LBS#
WP#
Upper Byte Control (PSRAM)
Lower Byte Control (PSRAM)
Write Protect
To enable DQ15-DQ8
To enable DQ7-DQ0
To protect and unprotect the bottom 8 KWord (4 sectors) from Erase or Program
operation
RST#
Reset
To Reset and return the device to Read mode
RY/BY# Ready/Busy#
VSSF2
VSSS2
VSS
VDDF
VDDS
NC
Ground
Ground
Ground
Power Supply (Flash)
Power Supply (PSRAM)
No Connection
To output the status of a Program or Erase Operation
RY/BY# is a open drain output, so a 10KΩ - 100KΩ pull-up resistor is required to
allow RY/BY# to transition high indicating the device is ready to read.
Flash2 only
PSRAM2 only
2.7-3.3V Power Supply to Flash only
2.7-3.3V Power Supply to PSRAM only
Unconnected pins
1. AMS = Most Significant Address
AMS = A17 for SST34HF1641J and A18 for SST34HF1681J
2. LSE package only
3. L1PE package only
T3.1 1336
©2006 Silicon Storage Technology, Inc.
11
S71336-00-000
8/06
Share Link: 