ST7036 데이터 시트보기 (PDF) - Unspecified

부품명

상세내역

제조사

ST7036

Dot Matrix LCD Controller/Driver

Unspecified 

ST7036

· Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to

do so and the message is not corrupted

· Synchronization: procedure to synchronize the clock signals of two or more devices.

ACKNOWLEDGE

Acknowledge signal (ACK) is not BF signal in parallel interface.

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the

transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is

addressed must generate an acknowledge after the reception of each byte. A master receiver must also generate an

acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that

acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during

the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master

receiver must signal an end-of-data to the transmitter by not generating an acknowledge on the last byte that has been

clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP

condition. Acknowledgement on the I2C Interface is illustrated in Fig.4.

SDA

SCL

data line

stable;

data valid

change

of data

allowed

Fig .1 Bit transfer

SDA

SCL

S

P

START condition

STOP condition

Fig .2 Definition of START and STOP conditions

MASTER

TRANSMITTER/

RECEIVER

SLAVE

RECEIVER (1)

0111100

SLAVE

RECEIVER (2)

0111101

SLAVE

RECEIVER (3)

0111110

SLAVE

RECEIVER (4)

0111111

SDA

SCL

Fig .3 System configuration

V1.1

15/72

2003/12/24

Share Link: