STK12C68-L45 데이터 시트보기 (PDF) - Simtek Corporation
부품명
상세내역
제조사
STK12C68-L45 Datasheet PDF : 20 Pages
| |||
SRAM WRITE CYCLES #1 & #2
STK12C68 (SMD5962-94599)
(VCC = 5.0V ± 10%)e
SYMBOLS
NO.
#1
#2
Alt.
PARAMETER
STK12C68-25 STK12C68-35 STK12C68-45 STK12C68-55
UNITS
MIN MAX MIN MAX MIN MAX MIN MAX
12
tAVAV
tAVAV
tWC Write Cycle Time
25
35
45
55
ns
13
tWLWH
tWLEH
tWP Write Pulse Width
20
25
30
45
ns
14
tELWH
tELEH
tCW Chip Enable to End of Write
20
25
30
45
ns
15
tDVWH
tDVEH
tDW Data Set-up to End of Write
10
12
15
25
ns
16
tWHDX
tEHDX
tDH Data Hold after End of Write
0
0
0
0
ns
17
tAVWH
tAVEH
tAW Address Set-up to End of Write
20
25
30
45
ns
18
tAVWL
tAVEL
tAS Address Set-up to Start of Write
0
0
0
0
ns
19
tWHAX
20
tWLQZ i, j
tEHAX
tWR Address Hold after End of Write
0
0
0
0
ns
tWZ Write Enable to Output Disable
10
13
14
15
ns
21
tWHQX
tOW Output Active after End of Write
5
5
5
5
ns
Note j: If W is low when E goes low, the outputs remain in the high-impedance state.
Note k: E or W must be ≥ VIH during address transitions.
Note l: HSB must be high during SRAM WRITE cycles.
SRAM WRITE CYCLE #1: W Controlledk, l
ADDRESS
E
12
tAVAV
14
tELWH
19
tWHAX
18
tAVWL
W
17
tAVWH
13
tWLWH
DATA IN
DATA OUT
20
tWLQZ
PREVIOUS DATA
15
tDVWH
DATA VALID
HIGH IMPEDANCE
SRAM WRITE CYCLE #2: E Controlledk, l
ADDRESS
E
18
tAVEL
12
tAVAV
14
tELEH
16
tWHDX
21
tWHQX
19
tEHAX
17
tAVEH
W
DATA IN
DATA OUT
Document Control #ML0008 Rev 0.7
February 2007
13
tWLEH
15
tDVEH
DATA VALID
HIGH IMPEDANCE
5
16
tEHDX
Share Link: 