DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STK672-400C-E 데이터 시트보기 (PDF) - SANYO -> Panasonic

부품명
상세내역
제조사
STK672-400C-E Datasheet PDF : 19 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Usage Notes
1. Input pins and functional overview
STK672-400C-E
[Input pins]
Hybrid IC pin No.
19
10, 11, 17
12
13
14
15
Symbol
Vref
MODE1, MODE2, MODE3
CLK
CWB
RESET
ENABLE
Function
Current setting
Excitation mode setting
Phase switching clock
(speed command)
Motor direction setting
System reset
Motor current off
Pin type
Input impedance: 200kΩ (typical)
TTL level Schmitt input
Same as the above
Same as the above
Same as the above
Same as the above
2. Input signal functions
[CLK (Phase switching clock)]
(1) Input frequency: DC to 50kHz
(2) Minimum pulse width: 10μs
(3) Pulse width duty: 40 to 60%
(4) Pin circuit type: TTL level Schmitt trigger input
(5) A multi-stage noise exclusion circuit is included.
(6) Function
M3:1
When M3 is 1:The excitation phase is advanced one step on each CLK signal rising edge.
M3:0
When M3 is 0:The excitation phase is advanced one step alternately on each CLK signal rising or falling edge.
Timing chart
CLK input
System clock
Phase excitation
counter clock
Excitation counter up/down
Control output timing
Control output switching timing
[CWB (Motor direction setting)]
(1) Pin circuit type: TTL level Schmitt trigger input
(2) Function
When CWB = 0: The motor turns in the clockwise direction
When CWB = 1: The motor turns in the counterclockwise direction
(3) Note: The value of the CWB input must not be changed in the period from 7μs before a CLK input rising or falling
edge until 7μs after that edge.
[ENABLE (Forces the excitation drive outputs A, AB, B, and BB to the off state and selects the hybrid IC's internal
state to be operating or hold)]
(1) Pin circuit type: TTL level Schmitt trigger input
(2) Function
a) When ENABLE is 1: Normal operating state
b) When ENABLE is 0: The motor current is turned off and the excitation drive output is turned off forcibly. At
this time, the hybrid IC's system clock is stopped and the hybrid IC is not influenced by
changes to any input pins other than the reset input.
No.A2136-9/19

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]