DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STM706SM6E 데이터 시트보기 (PDF) - STMicroelectronics

부품명
상세내역
제조사
STM706SM6E
ST-Microelectronics
STMicroelectronics ST-Microelectronics
STM706SM6E Datasheet PDF : 26 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
STM706T/S/R; STM706P; STM708T/S/R
OPERATION
Reset Output
The STM70x Supervisor asserts a reset signal to
the MCU whenever VCC goes below the reset
threshold (VRST), a watchdog time-out occurs (if
WDO is connected to MR), or when the Push-but-
ton Reset Input (MR) is taken low. RST is guaran-
teed to be a logic low (logic high for STM706P and
STM708T/S/R) for VCC < VRST down to VCC =1V
for TA = 0°C to 85°C.
During power-up, once VCC exceeds the reset
threshold an internal timer keeps RST low for the
reset time-out period, trec. After this interval RST
returns high.
If VCC drops below the reset threshold, RST goes
low. Each time RST is asserted, it stays low for at
least the reset time-out period (trec). Any time VCC
goes below the reset threshold the internal timer
clears. The reset timer starts when VCC returns
above the reset threshold.
Push-button Reset Input
A logic low on MR asserts reset. Reset remains
asserted while MR is low, and for trec (see Figure
29., page 19) after it returns high. The MR input
has an internal 40kpull-up resistor, allowing it to
be left open if not used. This input can be driven
with TTL/CMOS-logic levels or with open-drain/
collector outputs. Connect a normally open mo-
mentary switch from MR to GND to create a man-
ual reset function; external debounce circuitry is
not required. If MR is driven from long cables or
the device is used in a noisy environment, connect
a 0.1µF capacitor from MR to GND to provide ad-
ditional noise immunity. MR may float, or be tied to
VCC when not used.
Watchdog Input (STM706T/S/R and STM706P)
The watchdog timer can be used to detect an out-
of-control MCU. If the MCU does not toggle the
Watchdog Input (WDI) within tWD (1.6sec), the
Watchdog Output pin (WDO) is asserted. The in-
ternal 1.6sec timer is cleared by either:
1. a reset pulse, or
2. by toggling WDI (high-to-low or low-to-high),
which can detect pulses as short as 50ns.
See Figure 30., page 19 for STM706T/S/R and
STM706P.
The timer remains cleared and does not count for
as long as reset is asserted. As soon as reset is re-
leased, the timer starts counting.
Watchdog Output (STM706T/S/R and
STM706P)
When VCC drops below the reset threshold, WDO
will go low even if the watchdog timer has not yet
timed out. However, unlike the reset output, WDO
goes high as soon as VCC exceeds the reset
threshold. WDO may be used to generate a reset
pulse by connecting it to the MR input.
Power-fail Input/Output
The Power-fail Input (PFI) is compared to an inter-
nal reference voltage (independent from the VRST
comparator). If PFI is less than the power-fail
threshold (VPFI), the Power-Fail Output (PFO) will
go low. This function is intended for use as an un-
dervoltage detector to signal a failing power sup-
ply. Typically PFI is connected through an external
voltage divider (see Figure 10., page 8) to either
the unregulated DC input (if it is available) or the
regulated output of the VCC regulator. The voltage
divider can be set up such that the voltage at PFI
falls below VPFI several milliseconds before the
regulated VCC input to the STM70x or the micro-
processor drops below the minimum operating
voltage.
If the comparator is unused, PFI should be con-
nected to VSS and PFO left unconnected. PFO
may be connected to MR on the STM70x so that a
low voltage on PFI will generate a reset output.
Ensuring a Valid Reset Output Down to
VCC = 0V
When VCC falls below 1V, the state of the RST out-
put can no longer be guaranteed, and becomes
essentially an open circuit. If a high value pull-
down resistor is added to the RST pin, the output
will be held low during this condition. A resistor val-
ue of approximately 100kwill be large enough to
not load the output under operating conditions, but
still sufficient to pull RST to ground during this low
voltage condition (see Figure 11).
Figure 11. Reset Output Valid to Ground
Circuit
STM70x
RST
R1
AI08844
9/26

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]