TSA5523M 데이터 시트보기 (PDF) - Philips Electronics
부품명
상세내역
제조사
TSA5523M Datasheet PDF : 20 Pages
| |||
Philips Semiconductors
1.4 GHz I2C-bus controlled multimedia
synthesizer
Product specification
TSA5523M
Table 3 Address selection
INPUT VOLTAGE APPLIED TO PIN AS
0 V to 0.1VCC1
open-circuit or 0.2VCC1 to 0.3VCC1
0.4VCC1 to 0.6VCC1
0.9VCC1 to VCC1
Table 4 Test bits
T2
T1
T0
0
0
1
0
1
X
1
1
0
1
1
1
1
0
0
1
0
1
DEVICE OPERATION
normal mode
charge-pump is OFF
charge-pump is sinking
current
charge-pump is sourcing
current
fref is available on P6 output
fdiv/2 is available on P6 output
Table 5 Ratio select bits
RSA
X
0
1
RSB
0
1
1
REFERENCE DIVIDER
640
1 024
512
Table 6 Band-switch output levels
P7 P5 P4
1
1
0
1
0
1
0
1
1
1
1
1
all other codes
OUTPUT
VOLTAGE
ON PIN BS
0.25 V
0.4VCC1
0.8VCC1
VCC1
VCC1
PHILIPS M/O
IC’s BAND
band A
band B
band C
band C
band C
MA1
0
0
1
1
MA0
0
1
0
1
Read mode: R/W = 1 (see Table 7)
Data can be read out of the device by setting the R/W bit
to logic 1. After the slave address has been recognized,
the device generates an acknowledge pulse and the first
data byte (status byte) is transferred on the SDA line
(MSB first). Data is valid on the SDA line during a HIGH
level of the SCL clock signal. A second data byte can be
read out of the device if the processor generates an
acknowledge on the SDA line (master acknowledge).
End of transmission will occur if no master acknowledge
occurs. The device will then release the data line to allow
the processor to generate a STOP condition. When Ports
P0 to P2 are used as inputs, the corresponding bits must
be logic 0 (high-impedance state). The Power-On Reset
flag (POR) is set to logic 1 at power-on. It is reset when an
end-of-data is detected by the device (end of a read
sequence). Control of the loop is made possible with the
in-lock flag FL (FL = 1) which indicates when the loop is
locked. The bits I2, I1 and I0 represent the status of the I/O
Ports P2, P1 and P0 respectively.
A logic 0 indicates a LOW level and a logic 1 indicates a
HIGH level (see threshold level in the “Characteristics”).
A built-in ADC is available on pin P6. This converter can be
used to feed AFC information to the controller from the IF
section of the television. The relationship between bits
A2, A1 and A0 is given in Table 9.
At power-on, the device is reset as follows: all ports are set
to the high-impedance state, except P4, P5 and P7 which
are set to logic 1. The tuning amplifier is in the
high-impedance state (OS = 1). The POR level is fixed to
3 × VBE (2.1 V typ.). If VCC1 goes below the POR level the
circuit is reset.
1996 Dec 17
7
Share Link: 