DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

UPD160061NL 데이터 시트보기 (PDF) - NEC => Renesas Technology

부품명
상세내역
제조사
UPD160061NL Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
µPD160061
7. RELATIONSHIP BETWEEN STB CLK AND OUTPUT WAVEFORM
Figure 7–1. Input Circuit Block Diagram
DAC
Output AMP.
-
+
VAMP(IN)
SW1
Sn
(VX)
CLK
STB
VAMP(IN)
Sn(VX)
Figure 7–2. Output Circuit Timing Waveform
[1] [1']
tSTB-CLK
SW1: OFF
Hi-Z
STB = H is loaded with the rising edge of CLK[1]. However, when not satisfying the specification of fSTB-CLK, STB = H is
loaded with the rising edge of the next CLK[1]. Latch operation of display data is completed with the falling edge of the
next CLK which loaded STB = H. Therefore, in order to complete latch operation of display data, it is necessary to input
at least 2 CLK in STB = H period. Besides, after loading STB=H to the timing of [1], it is necessary to continue inputting
CLK.
10
Data Sheet S15843EJ3V0DS

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]